PIC16F18345 datasheet(87/442 Pages) MICROCHIP

87 / 442 page

 2015 Microchip Technology Inc.

Preliminary

DS40001799A-page 87

PIC16(L)F18313/18323

7.6

INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0

U-0

R-1/1

GIE

PEIE

—

—INTEDG

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7

GIE:

Global Interrupt Enable bit

= Enables all active interrupts

= Disables all interrupts

bit 6

PEIE:

Peripheral Interrupt Enable bit

= Enables all active peripheral interrupts

= Disables all peripheral interrupts

bit 5-1

Unimplemented:

Read as ‘0’

bit 0

INTEDG:

Interrupt Edge Select bit

= Interrupt on rising edge of INT pin

= Interrupt on falling edge of INT pin

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the Global

Enable bit, GIE, of the INTCON register.

User

software

should

ensure

the

appropriate interrupt flag bits are clear

prior to enabling an interrupt.

PIC16F18345 Fiches technique(PDF) 87 Page - Microchip Technology

PIC16F18345 Fiches technique(HTML) 87 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL