SH7205 datasheet(99/1904 Pages) RENESAS

99 / 1904 page

Section 2 CPU

Rev. 1.00 Mar. 25, 2008 Page 67 of 1868

REJ09B0372-0100

Classification Types

Operation

Code

Function

No. of

Instructions

AND

Logical AND

NOT

Bit inversion

Logical OR

TAS

Memory test and bit set

TST

Logical AND and T bit set

Logic

operations

XOR

Exclusive OR

Shift

ROTL

One-bit left rotation

ROTR

One-bit right rotation

ROTCL

One-bit left rotation with T bit

ROTCR

One-bit right rotation with T bit

SHAD

Dynamic arithmetic shift

SHAL

One-bit arithmetic left shift

SHAR

One-bit arithmetic right shift

SHLD

Dynamic logical shift

SHLL

One-bit logical left shift

SHLLn

n-bit logical left shift

SHLR

One-bit logical right shift

SHLRn

n-bit logical right shift

Branch

Conditional branch, conditional delayed branch

(branch when T = 0)

Conditional branch, conditional delayed branch

(branch when T = 1)

BRA

Unconditional delayed branch

BRAF

Unconditional delayed branch

BSR

Delayed branch to subroutine procedure

BSRF

Delayed branch to subroutine procedure

JMP

Unconditional delayed branch

JSR

Branch to subroutine procedure

Delayed branch to subroutine procedure

RTS

Return from subroutine procedure

Delayed return from subroutine procedure

RTV/N

Return from subroutine procedure with Rm

→

R0 transfer

SH7205 Fiches technique(PDF) 99 Page - Renesas Technology Corp

SH7205 Fiches technique(HTML) 99 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL