SH7205 datasheet(71/1904 Pages) RENESAS

71 / 1904 page

Section 1 Overview

Rev. 1.00 Mar. 25, 2008 Page 39 of 1868

REJ09B0372-0100

Classification

Symbol

I/O

Name

Function

CTx1, CTx0

CAN bus transmit

data

Output pin for transmit data on the

CAN bus.

Controller area

network

(RCAN-TL1)

CRx1, CRx0

CAN bus receive

data

Output pin for receive data on the

CAN bus.

AN7 to AN0

Analog input pins Analog input pins.

A/D converter

(ADC)

ADTRG

A/D conversion

trigger input

External trigger input pin for starting

A/D conversion.

D/A converter

(DAC)

DA1, DA0

Analog output

pins

Analog output pins.

AVcc

Analog power

supply

Power supply pins for the A/D

converter and D/A converter.

AVss

Analog ground

Ground pins for the A/D converter

and D/A converter.

Common to

analog circuits

AVref

Analog reference

voltage

Analog reference voltage pins for the

A/D converter and D/A converter.

FOE

Flash memory

output enable

Address latch enable: Asserted for

address output and negated for data

I/O.

Output enable: Asserted for data

input or status read.

FSC

Flash memory

serial clock

Read enable: Data is read on the

falling edge of this signal.

Serial clock: Data is inputs/output in

synchronization with this signal.

FCE

Flash memory

chip enable

Chip enable: Enables the flash

memory connected to this LSI.

AND/NAND

flash memory

controller

(FLCTL)

FCDE

Flash memory

command data

enable

Command latch enable: Asserted at

command output.

Command data enable: Asserted at

command output.

SH7205 Fiches technique(PDF) 71 Page - Renesas Technology Corp

SH7205 Fiches technique(HTML) 71 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL