Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SH7205 Fiches technique(PDF) 102 Page - Renesas Technology Corp

No de pièce SH7205
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
PDF  1904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  RENESAS [Renesas Technology Corp]
Site Internet  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7205 Fiches technique(HTML) 102 Page - Renesas Technology Corp

Back Button SH7205 Datasheet HTML 98Page - Renesas Technology Corp SH7205 Datasheet HTML 99Page - Renesas Technology Corp SH7205 Datasheet HTML 100Page - Renesas Technology Corp SH7205 Datasheet HTML 101Page - Renesas Technology Corp SH7205 Datasheet HTML 102Page - Renesas Technology Corp SH7205 Datasheet HTML 103Page - Renesas Technology Corp SH7205 Datasheet HTML 104Page - Renesas Technology Corp SH7205 Datasheet HTML 105Page - Renesas Technology Corp SH7205 Datasheet HTML 106Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 1904 page
background image
Section 2 CPU
Rev. 1.00 Mar. 25, 2008 Page 70 of 1868
REJ09B0372-0100
The table below shows the format of instruction codes, operation, and execution states. They are
described by using this format according to their classification.
Instruction
Instruction Code
Operation
Execution
States
T Bit
Indicated by mnemonic.
[Legend]
Rm:
Source register
Rn:
Destination register
imm: Immediate data
disp: Displacement*
2
Indicated in MSB
LSB order.
[Legend]
mmmm: Source register
nnnn: Destination register
0000: R0
0001: R1
.........
1111: R15
iiii:
Immediate data
dddd:
Displacement
Indicates summary of
operation.
[Legend]
→, ←: Transfer direction
(xx):
Memory operand
M/Q/T: Flag bits in SR
&:
Logical AND of each bit
|:
Logical OR of each bit
^:
Exclusive logical OR of
each bit
~:
Logical NOT of each bit
<<n: n-bit left shift
>>n: n-bit right shift
Value when no
wait states are
inserted.*
1
Value of T bit after
instruction is
executed.
Explanation of
Symbols
—: No change
Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In
practice, the number of instruction execution states will be increased in cases such as
the following:
a. When there is a conflict between an instruction fetch and a data access
b. When the destination register of a load instruction (memory
→ register) is the same
as the register used by the next instruction.
2. Depending on the operand size, displacement is scaled by
×1, ×2, or ×4. For details,
refer to the SH-2A, SH2A-FPU Software Manual.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com