SH7205 datasheet(80/1904 Pages) RENESAS

80 / 1904 page

Section 2 CPU

Rev. 1.00 Mar. 25, 2008 Page 48 of 1868

REJ09B0372-0100

2.1.3

System Registers

The system registers consist of four 32-bit registers: the high and low multiply and accumulate

registers (MACH and MACL), the procedure register (PR), and the program counter (PC). MACH

and MACL store the results of multiply or multiply and accumulate operations. PR stores the

return address from a subroutine procedure. PC indicates the four bytes ahead of the current

instruction being executed.

MACL

MACH

Multiply and accumulate register high (MACH) and multiply

and accumulate register low (MACL):

Store the results of multiply or multiply and accumulate operations.

Procedure register (PR):

Stores the return address from a subroutine procedure.

Program counter (PC):

Indicates the four bytes ahead of the current instruction.

Figure 2.3 System Registers

(1)

Multiply and Accumulate Register High (MACH) and Multiply and Accumulate

MACH and MACL are used as the addition value in a MAC instruction, and store the result of a

MAC or MUL instruction.

(2)

Procedure Register (PR)

PR stores the return address of a subroutine call using a BSR, BSRF, or JSR instruction, and is

referenced by a subroutine return instruction (RTS).

(3)

Program Counter (PC)

PC indicates the four bytes ahead of the current instruction being executed.

SH7205 Fiches technique(PDF) 80 Page - Renesas Technology Corp