| Moteur de recherche de fiches techniques de composants électroniques |
|
SH7205 Fiches technique(PDF) 96 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7205 Fiches technique(HTML) 96 Page - Renesas Technology Corp |
|
96 / 1904 page ![]() Section 2 CPU Rev. 1.00 Mar. 25, 2008 Page 64 of 1868 REJ09B0372-0100 Instruction Formats Source Operand Destination Operand Example iiiiiiii: Immediate Indexed GBR indirect AND.B #imm,@(R0,GBR) iiiiiiii: Immediate R0 (Register direct) AND #imm,R0 i format xxxx xxxx iiii 15 0 iiii iiiiiiii: Immediate — TRAPA #imm ni format nnnn iiii xxxx 15 0 iiii iiiiiiii: Immediate nnnn: Register direct ADD #imm,Rn nnnn: Register direct iii: Immediate — BLD #imm3,Rn ni3 format xxxx nnnn xxxx 15 0 iii x — nnnn: Register direct iii: Immediate BST #imm3,Rn ni20 format iiii iiii iiii iiii 15 0 xxxx iiii xxxx nnnn 32 16 iiiiiiiiiiiiiiiiiiii: Immediate nnnn: Register direct MOVI20 #imm20, Rn nnnndddddddddddd: Register indirect with displacement iii: Immediate — BLD.B #imm3,@(disp12,Rn ) nid format xxxx dddd dddd dddd 15 0 xxxx xiii xxxx nnnn 32 16 — nnnndddddddddddd: Register indirect with displacement iii: Immediate BST.B #imm3,@(disp12,Rn ) Note: * In multiply-and-accumulate instructions, nnnn is the source register. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |