| Moteur de recherche de fiches techniques de composants électroniques |
|
SH7205 Fiches technique(PDF) 38 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7205 Fiches technique(HTML) 38 Page - Renesas Technology Corp |
|
38 / 1904 page ![]() Section 1 Overview Rev. 1.00 Mar. 25, 2008 Page 6 of 1868 REJ09B0372-0100 Items Specification Direct memory access controller (DMAC) • 14 channels: Two-dimensional addressing supported on eight channels • Transfer requests Software trigger, on-chip peripheral I/O request, and requests from external pins • Number of bytes for transfer: 64 Mbytes at maximum • Transfer data size Single-data transfer: 8 bits, 16 bits, or 32 bits Single-operand transfer: 1,2, 4, 8, 16, 32, 64, 128 units of data Non-stop transfer: Until the byte counter reaches 0 • Transfer mode Cycle stealing mode (dual-address transfer): 3 clock cycles at minimum per data transfer Pipelined transfer (dual-address transfer): 1 clock cycle at minimum per data transfer • Address direction control Fixed, incremental, decremental, rotate, and two-dimensional addressing • Selectable DMA transfer condition Single-operand transfer, consecutive operand transfer, and non-stop transfer • Reloading: source address, destination address, byte counter |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |