STLC5466 datasheet(48/130 Pages) STMICROELECTRONICS

48 / 130 page

STLC5466

48/130

VI.14 - HDLC Receive Command Register 1

HRCR1 (1A)H

bit15

bit8

bit7

bit0

CH4

CH3

CH2

CH1

CH0 READ AR21 AR20 AR11 AR10

CRC

After reset (0000)H

READ : READ COMMAND MEMORY

READ = 1, READ COMMAND MEMORY.

READ = 0, WRITE COMMAND MEMORY.

CH0/4 : These five bits define one of 32 channels.

C1/C0 : COMMAND BITS

C1/C0 : STATUS BITS

P0/1

: PROTOCOL BITS

Command Bits written by the microprocessor

ABORT; if this command occurs during receiving a current frame, HDLC Controller stops the

reception, generates an interrupt and waits new command such as START or CONTINUE.

If this command occurs after receiving a frame, HDLC Controller generates an interrupt and

waits a new command such as START or CONTINUE.

START; Rx DMA Controller is now going to transfer first frame into buffer related to the initial

descriptor. The initial descriptor address is provided by the Initiate Block located in external

memory.

CONTINUE; Rx DMA Controller is now going to transfer next frame into buffer related to next

descriptor. The next descriptor address is provided by the previous descriptor from which the

related frame had been already received.

HALT; after receiving a frame, HDLC Controller stops the reception, generates an interrupt

and waits a new command such as START or CONTINUE.

Status Bits read by the microprocessor

ABORT; the received current frame has been aborted (seven “1” at least have been received)

or the microprocessor has written ABORT.

The HDLC Controller waits a new command such as START or CONTINUE

START; the microprocessor has written START.The HDLC Controller has not taken into ac-

count the command yet.

CONTINUE; RX DMA Controller is transferring frames

HALT; HDLC Controller stops the reception, generates an interrupt and waits a new com-

mand such as START or CONTINUE.

Transmission Mode

HDLC

Transparent Mode 1 (one byte per timeslot); the fill character defined in FCR Register is taken

into account.

Transparent Mode 2 (one byte per timeslot); the fill character defined in FCR Register is not

taken into account.

Reserved

STLC5466 Fiches technique(PDF) 48 Page - STMicroelectronics

STLC5466 Fiches technique(HTML) 48 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL