Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STLC5466 Fiches technique(PDF) 2 Page - STMicroelectronics

No de pièce STLC5466
Description  64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5466 Fiches technique(HTML) 2 Page - STMicroelectronics

  STLC5466 Datasheet HTML 1Page - STMicroelectronics STLC5466 Datasheet HTML 2Page - STMicroelectronics STLC5466 Datasheet HTML 3Page - STMicroelectronics STLC5466 Datasheet HTML 4Page - STMicroelectronics STLC5466 Datasheet HTML 5Page - STMicroelectronics STLC5466 Datasheet HTML 6Page - STMicroelectronics STLC5466 Datasheet HTML 7Page - STMicroelectronics STLC5466 Datasheet HTML 8Page - STMicroelectronics STLC5466 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 130 page
background image
STLC5466
2/130
TABLE OF CONTENTS
I
PIN INFORMATION................................................................................................................6
I.1
PIN CONNECTIONS ..............................................................................................................6
I.2
PIN DESCRIPTION ................................................................. ..............................................7
I.3
PIN DEFINITION...................................................................... ............................................12
I.3.1
Input Pin Definition................................................................................................................12
I.3.2
Output Pin Definition ............................................................................................................12
I.3.3
Input/Output Pin Definition. ..................................................................................................12
II
BLOCK DIAGRAM ...............................................................................................................13
III
FUNCTIONAL DESCRIPTION .............................................................................................13
III.1
THE SWITCHING MATRIX N X 64 KBITS/S........................................................................13
III.1.1
Function Description .............................................................................................................13
III.1.2
Architecture of the Matrix .....................................................................................................13
III.1.3
Connection Function ............................................................................................................13
III.1.4
Loop Back Function .............................................................................................................15
III.1.5
Delay through the Matrix ......................................................................................................15
III.1.5.1
Variable Delay Mode ........................................................................................................15
III.1.5.2
Sequence Integrity Mode ..................................................................................................15
III.1.6
Connection Memory .............................................................................................................15
III.1.6.1
Description .......................................................................................................................15
III.1.6.2
Access to Connection Memory .........................................................................................15
III.1.6.3
Access to Data Memory....................................................................................................15
III.1.7
Switching at 32 Kbit/s ...........................................................................................................15
III.1.8
Switching at 16 Kbit/s ...........................................................................................................16
III.2
HDLC CONTROLLER.............................................................. ............................................16
III.2.1
Function description .............................................................................................................16
III.2.1.1
Format of the HDLC Frame ..............................................................................................16
III.2.1.2
Composition of an HDLC Frame .......................................................................................16
III.2.1.3
Description and Functions of the HDLC Bytes..................................................................16
III.2.2
CSMA/CR Capability ............................................................................................................17
III.2.3
Time Slot Assigner Memory .................................................................................................17
III.2.4
Data Storage Structure .........................................................................................................18
III.2.4.1
Reception..........................................................................................................................18
III.2.4.2
Transmission.....................................................................................................................18
III.2.4.3
Frame Relay .....................................................................................................................18
III.2.5
Transparent Modes ..............................................................................................................18
III.2.6
Command of the HDLC Channels ........................................................................................19
III.2.6.1
Reception Control .............................................................................................................19
III.2.6.2
Transmission Control ........................................................................................................19
III.3
C/I AND MONITOR.................................................................. ............................................19
III.3.1
Function Description ............................................................................................................19
III.3.2
GCI and V* Protocol .............................................................................................................19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com