| Moteur de recherche de fiches techniques de composants électroniques |
|
STLC5466 Fiches technique(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5466 Fiches technique(HTML) 29 Page - STMicroelectronics |
|
29 / 130 page ![]() 29/130 STLC5466 V - List of registers Internal registers • Identification and Dynamic Command Register IDCR (00)H • General Configuration Register 1 GCR1 (02)H • Input Multiplex Configuration Register 0 IMCR0 (04)H • Input Multiplex Configuration Register 1 IMCR1 (06)H • Output Multiplex Configuration Register 0 OMCR0 (08)H • Output Multiplex Configuration Register 1 OMCR1 (0A)H • Switching Matrix Configuration Register SMCR (0C)H • Connection Memory Data Register CMDR (0E)H • Connection Memory Address Register CMAR (10)H • Sequence Fault Counter Register SFCR (12)H • Time Slot Assigner Address Register 1 TAAR1 (14)H • Time Slot Assigner Data Register 1 TADR1 (16)H • HDLC Transmit Command Register 1 HTCR1 (18)H • HDLC Receive Command Register 1 HRCR1 (1A)H • Address Field Recognition Address Register 1 AFRAR1 (1C)H • Address Field Recognition Data Register 1 AFRDR1 (1E)H • Fill Character Register 1 FCR1 (20)H • GCI Channels Definition Register 0 GCIR0 (22)H • GCI Channels Definition Register 1 GCIR1 (24)H • GCI Channels Definition Register 2 GCIR2 (26)H • GCI Channels Definition Register 3 GCIR3 (28)H • Transmit Command / Indicate Register TCIR (2A)H • Transmit Monitor Address Register TMAR (2C)H • Transmit Monitor Data Register TMDR (2E)H • Transmit Monitor Interrupt Register TMIR (30)H • Memory Interface Configuration Register MICR (32)H • Initiate Block Address Register 1 IBAR1 (34)H • Interrupt Queue Size Register IQSR (36)H • Interrupt Register IR (38)H • Interrupt Mask Register IMR (3A)H • Timer Register 1 TIMR1 (3C)H • Test Register TR (3E)H • General Configuration Register 2 GCR2 (42)H • Split Fetch Memory Register SFMR (4E)H • Time Slot Assigner Address Register 2 TAAR2 (54)H • Time Slot Assigner Data Register 2 TADR2 (56)H • HDLC Transmit Command Register 2 HTCR2 (58)H • HDLC Receive Command Register 2 HRCR2 (5A)H • Address Field Recognition Address Register 2 AFRAR2 (5C)H • Address Field Recognition Data Register 2 AFRDR2 (5E)H • Fill Character Register 2 FCR2 (60)H • SDRAM Mode Register SDRAMR (72)H • Initiate Block Address Register 2 IBAR2 (74)H • Timer Register 2 TIMR2 (7C)H |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |