Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STLC5466 Fiches technique(PDF) 81 Page - STMicroelectronics

No de pièce STLC5466
Description  64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5466 Fiches technique(HTML) 81 Page - STMicroelectronics

Back Button STLC5466 Datasheet HTML 77Page - STMicroelectronics STLC5466 Datasheet HTML 78Page - STMicroelectronics STLC5466 Datasheet HTML 79Page - STMicroelectronics STLC5466 Datasheet HTML 80Page - STMicroelectronics STLC5466 Datasheet HTML 81Page - STMicroelectronics STLC5466 Datasheet HTML 82Page - STMicroelectronics STLC5466 Datasheet HTML 83Page - STMicroelectronics STLC5466 Datasheet HTML 84Page - STMicroelectronics STLC5466 Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 130 page
background image
81/130
STLC5466
LIST OF FIGURES
1
FIGURES associated with text . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Figure 1-1:
MHDLC Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Figure 1-2:
Variable delay through the matrix with ITDM=1 . . . . . . . . . . . . . . . . . . . . 84
Figure 1-3:
Variable delay through the matrix with ITDM=0 . . . . . . . . . . . . . . . . . . . . 85
Figure 1-4:
Constant delay through the matrix with SI=1. . . . . . . . . . . . . . . . . . . . . . . 86
Figure 1-5:
Downstream switching at 32 kb/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Figure 1-6:
Upstream switching at 32 kb/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Figure 1-7:
Upstream and downstream switching at 16 Kbit/s . . . . . . . . . . . . . . . . . . 89
Figure 1-8:
D, C/I and Monitor channel path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Figure 1-9:
GCI channel to/from ISDN channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Figure 1-10:
From GCI channels to ISDN channels . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Figure 1-11:
From ISDN channels to GCI channels . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Figure 1-12:
Multi-HDLC connected to mP with multiplexed buses. . . . . . . . . . . . . . . . 94
Figure 1-13:
Multi-HDLC connected to mP with non multiplexed buses . . . . . . . . . . . . 94
Figure 1-14:
Microprocessor interface for INTEL 80C188 . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 1-15:
Microprocessor interface for INTEL 80C186 . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 1-16:
Microprocessor interface for MOROLA 68000 . . . . . . . . . . . . . . . . . . . . . 96
Figure 1-17:
Microprocessor interface for MOROLA 68020 . . . . . . . . . . . . . . . . . . . . . 96
Figure 1-18:
Microprocessor interface for ST9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Figure 1-19:
Microprocessor interface for INTEL 386EX. . . . . . . . . . . . . . . . . . . . . . . . 97
Figure 1-20:
Ex1; different clocks for Multi-HDLC and mP . . . . . . . . . . . . . . . . . . . . . . 98
Figure 1-21:
Ex2; synchronous clock for Multi-HDLC and mP . . . . . . . . . . . . . . . . . . . 98
Figure 1-22:
4Mx16 SDRAM memory organisation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Figure 1-23:
First example, 8Mx16 SDRAM memory organisation . . . . . . . . . . . . . . . 100
Figure 1-24:
Second example, 8Mx16 SDRAM memory organisation . . . . . . . . . . . . 101
Figure 1-25:
Third example, 8Mx16 SDRAM memory organisation . . . . . . . . . . . . . . 102
Figure 1-26:
Chain of n Multi-HDLC components . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Figure 1-27:
MHDLC clock generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
Figure 1-28:
VCXO frequency synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Figure 1-29:
The three circular interrupt memories . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
2
CLOCK and TDMs TIMING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Figure 2-1:
Clocks received and delivered by the Multi-HDLC . . . . . . . . . . . . . . . . . 106
Figure 2-2:
Synchronization signals received by the Multi-HDLC . . . . . . . . . . . . . . . 107
Figure 2-3:
GCI Synchro signal delivered by the Multi-HDLC . . . . . . . . . . . . . . . . . . 108
Figure 2-4:
V* Synchronisation signal delivered by the Multi-HDLC . . . . . . . . . . . . . 109
3
SDRAM MEMORY TIMING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Figure 3-1:
Signals exchanged between SDRAM controller and SDRAM. . . . . . . . . 110
4
MICROPROCESSOR TIMING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Figure 4-1:
ST 9 read cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Figure 4-2:
ST 9 write cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 4-3:
ST10 (C16x) read cycle; multiplexed A/D . . . . . . . . . . . . . . . . . . . . . . . . 113
Figure 4-4:
ST10 (C16x) write cycle; multiplexed A/D . . . . . . . . . . . . . . . . . . . . . . . . 114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com