| Moteur de recherche de fiches techniques de composants électroniques |
|
STLC5466 Fiches technique(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5466 Fiches technique(HTML) 94 Page - STMicroelectronics |
|
94 / 130 page ![]() STLC5466 94/130 Figure 1-12: Multi-HDLC connected to µP with multiplexed buses Figure 1-13: Multi-HDLC connected to µP with non multiplexed buses INTER FACE SDRAM INTER FACE BUS ARBITRATION ST9/10 Intel Motorola 8/16 bits Synchronous Dynamic RAM (organised by 16 bits) multiplex address/data bus address bus data bus MULTI-HDLC internal bus m P m P INTER FACE RAM INTER FACE BUS ARBITRATION Intel Motorola 8/16/32 bits address bus data bus address bus data bus MULTI-HDLC internal bus ST10 Synchronous Dynamic RAM (organised by 16 bits) m P m P |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |