STLC5466 datasheet(64/130 Pages) STMICROELECTRONICS

64 / 130 page

STLC5466

64/130

VI.38 - HDLC Receive Command Register 2

HRCR2 (5A)H

C1/C0 : STATUS BITS

P0/1

: PROTOCOL BITS

F: Flag

F = 1; flags are transmitted between closing flag of current frame and opening flag of next frame.

F = 0; “1” are transmitted between closing flag of current frame and opening flag of next frame.

NCRC : CRC NOT TRANSMITTED

NCRC = 1, the CRC is not transmitted at the end of the frame.

NCRC =0, the CRC is transmitted at the end of the frame.

CSMA : Carrier Sense Multiple Access with Contention Resolution

CSMA = 1, CB2 output and the Echo Bit EC2 are taken into account during this channel trans-

mission by the TxHDLC2.

CSMA = 0, CB2 output and the Echo Bit EC2 are defined by V11 (see “Time slot Assigner Data

PEN

: CSMA PENALTY significant if CSMA = 1

PEN = 1, the penalty value is 1; a transmitter which has transmitted a frame correctly will count

(PRI +1) logic one received from Echo pin before transmitting next frame. (PRI, priority class 8

or 10 given by the buffer descriptor related to the frame.

PEN = 0, the penalty value is 2; a transmitter which has transmitted a frame correctly will count

(PRI +2) logic one received from Echo pin before transmitting next frame. (PRI, priority class 8

or 10 given by the transmit descriptor related to the frame).

: Common flag

CF = 1, the closing flag of previous frame and opening flag of next frame are identical if the next

frame is ready to be transmitted.

CF = 0, the closing flag of previous frame and opening flag of next frame are distinct.

bit15

bit8

bit7

bit0

CH4

CH3

CH2

CH1

CH0 READ AR21 AR20 AR11 AR10

CRC

After reset (0000)H

STATUS BITS read by the microprocessor

ABORT; the microprocessor has written ABORT or the transmitted frame has been aborted

by the HDLC Controller2 and it waits new command such as START or CONTINUE.

START; the microprocessor has written START.The HDLC Controller2 has not taken into ac-

count the command yet.

CONTINUE; the HDLC Controller2 has taken into account the command START.

TX DMA Controller is transferring frames.

CONTINUE; Tx DMA Controller is now going to transfer next frame from buffer related to next

descriptor. The next descriptor address is provided by the previous descriptor from which the

related frame had been already transmitted.

Transmission Mode

HDLC

Transparent Mode 1 (one byte per timeslot); the fill character defined in FCR Register is taken

into account.

Transparent Mode 2 (one byte per timeslot); the fill character defined in FCR Register is not

taken into account.

Reserved

STLC5466 Fiches technique(PDF) 64 Page - STMicroelectronics

STLC5466 Fiches technique(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL