STLC5466 datasheet(77/130 Pages) STMICROELECTRONICS

77 / 130 page

77/130

STLC5466

VII.5.2 - Receive Command / Indicate Interrupt when TSV = 1

Time Stamping validated (bit of GCR Register)

These two words are located in the Command/Indicate interrupt queue; IQSR Register indicates the size

of this interrupt queue located in the external memory.

VII.6 - Receive Monitor Interrupt

VII.6.1 - Receive Monitor Interrupt when TSV = 0

TSV: Time Stamping not Validated (bit of GCR Register)

These two words are transferred into the Monitor interrupt queue; IQSR Register indicates the size of this

interrupt queue located in the external memory.

bit15

bit8

bit7

bit 0

T15

T14

T13

T12

T11

T10

: New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS

bit:

if NS = 0, the Interrupt Controller puts this bit at ‘1’ when it writes the new primitive which has

been received.

if NS = 1, the Interrupt Controller puts ICOV bit at ‘1’ to generate an interrupt (IR Register).

When the microprocessor has read the status word, it puts this bit at ‘0’ to acknowledge the new

status. This location becomes free for the Interrupt Controller.

: G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output.

G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.

A2/0

: COMMAND/INDICATE Channel 0 to 7 being owned by GCI 0 or GCI 1

C6/1

: New Primitive received twice consecutively

T15/0 : Binary counter value when a new primitive is occurred.

bit15

bit8

bit7

bit 0

ODD

M18

M17

M16

M15

M14

M13

M12

M11

: New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS

bit:

if NS = 0, the Interrupt Controller stores two new bytes M1/8 and M11/18 then puts NS bit at ‘1’

when it writes the status of these two bytes which has been received.

if NS = 1, the Interrupt Controller puts ICOV bit at ‘1’ to generate an interrupt (IR Register).

: G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output.

G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.

: Last byte

L=1, two cases:

if ODD = 1, the following word of the Interrupt Queue contains the Last byte of message.

if ODD =0, the Last byte of message has been stored at the previous access of the Interrupt

Queue (concerning this channel).

L=0, the following word and the previous word does not contain the Last byte of message.

F: First byte

F=1, the following word contains the First byte of message.

F=0, the following word does not contain the First byte of message.

STLC5466 Fiches technique(PDF) 77 Page - STMicroelectronics

STLC5466 Fiches technique(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL