SAMA5D2 datasheet(43/56 Pages) MICROCHIP

43 / 56 page

Figure 8-3. Recommended Backup Mode Entry (Shutdown)

VDDAUDIOPLL

VDDIOP0

VDDANA

VDDOSC

time

NRST

VDDIOP1

VDDIOP2

VDDISC

VDDSDMMC

VDDFUSE

VDDUTMII

VDDBU

VDDCORE

VDDPLLA

VDDHSIC

VDDUTMIC

RSTPD

SHDN

Shutdown Request

in SHDWC

PIOBUx

No specific order and no

specific timing required

among the channels

except DDRM_VDD12

and DDRM_VDD18

PIOBUx signals to

maintain or shutdown

VDDIODDR

DDRM_VDD18

DDRM_VDD12, VDDIODDR

Table 8-3. Shutdown Timing Specification

Symbol

Parameter

Conditions

Min

Max

Unit

tRSTPD

Reset delay at power-down

From NRST low to the first supply turn-off

–

DDRM_VDD12 to

DDRM_VDD18 delay

From DDRM_VDD12 zeroed to DDRM_VDD18

turn-off

–

LPDDR2 power-off delay

From NRST low to DDRM_VDD18 zeroed

–

2000

8.3.2.4

Backup Mode Exit (Wake-up)

The figure below shows the recommended power-up sequence to wake up the SAMA5D2 LPDDR2 SIP from Backup

mode. Upon a wake-up event, the Shutdown Controller toggles its SHDN output back to VDDBU to request the

power supply to restart. Except for VDDIODDR, DDRM_VDD18 and DDRM_VDD12 which may already be present if

the LPDDR2 memory was placed in Self-refresh mode, this power-up sequence is the same one as presented in the

figure “Recommended Power-up Sequence”. In particular, the definitions of Group 1 and Group 2 are the same.

SAMA5D2 SIP

Electrical Characteristics

Datasheet

DS60001484D-page 43

SAMA5D2 Fiches technique(PDF) 43 Page - Microchip Technology

SAMA5D2 Fiches technique(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Fiches technique Télécharger

Lien URL