SPEAR1310 datasheet(46/57 Pages) STMICROELECTRONICS

46 / 57 page

Security co-processor (C3)

SPEAr1310

46/57

Doc ID 17528 Rev 4

●

Channel 3: Unified hash with HMAC

–

ID: 0x00004014

–

Supported algorithms: HMAC MD5 (hash with 128-bit digest), HMAC SHA1 (hash

with 160-bit digest) and HMAC SHA2 (SHA256 and SHA224 with 256- and 224-bit

digest respectively)

–

Input FIFO: 16x32 bits

–

Output FIFO: 8x32 bits

●

Channel 4: Unified hash 2 with HMAC

–

ID: 0x00011001

–

Supported algorithms: HMAC SHA384 (hash with 384-bit digest) and HMAC

SHA512 (hash with 512-bit digest)

–

Input FIFO: 16x32 bits

–

Output FIFO: 8x32 bits

●

Channel 5: Public key accelerator (PKA) v6

–

ID: 0x00006001

–

Supported algorithms: modular exponentiation for RSA and Diffie-Hellman (up to

2048 bits), scalar multiplication of elliptic curve points over prime fields for ECC

(up to 384 bits) and Montgomery’s parameter for finite field operations

–

Input FIFO: 8x32 bits

–

Output FIFO: 8x32 bits

●

Channel 6: Random number generator (RNG)

–

ID: 0x0000F000

–

Generates a sequence of true random numbers, based on a contiguous analog

oscillator; the sequence has a success ratio of more than 85 % for 20.000 bits,

according to FIPS 140-1 tests

–

Monitors the entropy of the generated sequence

–

Input FIFO: 2x32 bits

–

Output FIFO: 4x32 bits

●

Channel 7: empty

SPEAR1310 Fiches technique(PDF) 46 Page - STMicroelectronics

SPEAR1310 Fiches technique(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Fiches technique Télécharger

Lien URL