Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SPEAR1310 Fiches technique(PDF) 6 Page - STMicroelectronics

No de pièce SPEAR1310
Description  Dual-core Cortex A9 embedded MPU for communications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1310 Fiches technique(HTML) 6 Page - STMicroelectronics

Back Button SPEAR1310 Datasheet HTML 2Page - STMicroelectronics SPEAR1310 Datasheet HTML 3Page - STMicroelectronics SPEAR1310 Datasheet HTML 4Page - STMicroelectronics SPEAR1310 Datasheet HTML 5Page - STMicroelectronics SPEAR1310 Datasheet HTML 6Page - STMicroelectronics SPEAR1310 Datasheet HTML 7Page - STMicroelectronics SPEAR1310 Datasheet HTML 8Page - STMicroelectronics SPEAR1310 Datasheet HTML 9Page - STMicroelectronics SPEAR1310 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 57 page
background image
Description
SPEAr1310
6/57
Doc ID 17528 Rev 4
1
Description
The SPEAr1310 is a member of the SPEAr family of embedded MPUs for network devices.
It offers an unprecedented combination of processing performance and aggressive power
reduction control for next-generation communication appliances.
The SPEAr1310 is based on ARM's new multi-core technology (Cortex-A9 SMP/AMP) and it
is manufactured with ST's 55nm HCMOS low power silicon process.
SPEAr1310 targets cost and power sensitive networking applications for the home and
small business as well as telecom infrastructure equipment, with lowest overall leakage
under real operating conditions. The device integrates ARM's latest generation ARMv7 CPU
cores, ST's proven C3 security coprocessor, and advanced connectivity interfaces and
controllers.
Figure 1.
SPEAr1310 system connectivity
The SPEAr1310 internal architecture is based on several shared subsystem logic blocks
that are interconnected through a multilayer interconnection matrix (the BUSMATRIX). The
switch matrix structure allows different subsystem data flows to be executed in parallel
improving the core platform efficiency.
High performance master agents are directly interconnected with the memory controller to
reduce memory access latency. The overall memory bandwidth assigned to each master
Add title on master page
Add subtitle on master page
SPEAr1310
DDR2/3 RAM
Parallel
NAND/NOR
Flash
Serial
NOR
Flash
TFT Display
PCIe
Cards /
Modules
USB Peripherals
Mass
Storage
Telecom
Equipment
LCD
KBD
2x I2S
MPMC
FSMC
SMI
3x FE MAC
2x GE MAC
2x USBH
Memory
Card
Power
Supply
2x I2C
3x SATA
MCIF
3x PCIe
PCI
USB OTG
6x UART
EXPI
ADC
GPIO
FPGA
PCI Cards
USB Host or
Peripheral
2x CAN
4x HDLC
(TDM/E1/RS485)
SSP
SPI Peripherals
JTAG
LAN/WAN
Audio I/O
Test &
Debug
FE/GE
PHYs
CAN Network
Audio
Frontend
Keypad
Analog
Sources
Any device
Terminals



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com