Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADS5294 Fiches technique(PDF) 53 Page - Texas Instruments

Click here to check the latest version.
No de pièce ADS5294
Description  Octal Channel 14-Bit, 80 MSPS High-SNR and Low-Power ADC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

ADS5294 Fiches technique(HTML) 53 Page - Texas Instruments

Back Button ADS5294 Datasheet HTML 49Page - Texas Instruments ADS5294 Datasheet HTML 50Page - Texas Instruments ADS5294 Datasheet HTML 51Page - Texas Instruments ADS5294 Datasheet HTML 52Page - Texas Instruments ADS5294 Datasheet HTML 53Page - Texas Instruments ADS5294 Datasheet HTML 54Page - Texas Instruments ADS5294 Datasheet HTML 55Page - Texas Instruments ADS5294 Datasheet HTML 56Page - Texas Instruments ADS5294 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 67 page
background image
CLKP
5 kΩ
VCM
5 kΩ
6 pF
5 Ω
5 Ω
Lpkg
~ 2 nH
Cbond
~ 0.5 pF
Lpkg
~ 2 nH
Cbond
~ 0.5 pF
Resr
~ 200 Ω
Resr
~ 200 Ω
CLKM
Clock buffer
Ceq
Ceq
6 pF
0.1 F
m
10 W
2 pF
10 W
0.1 F
m
Differential
Input
INP
INM
ADS259x
ADS5294
www.ti.com
SLAS776B – NOVEMBER 2011 – REVISED JULY 2012
Figure 57. Analog Input Drive Circuit
Large and Small Signal Input Bandwidth
The small signal bandwidth of the analog input circuit is high, around 550 MHz. When using an amplifier to drive
the ADS5294, the total noise of the amplifier up to the small signal bandwidth must be considered. The large
signal bandwidth of the device depends on the amplitude of the input signal. The ADS5294 supports 2 VPP
amplitude for input signal frequency up to 80 MHz. For higher frequencies (80 MHz), the amplitude of the input
signal must be decreased proportionally. For example, at 160 MHz, the device supports a maximum of 1 VPP
signal.
INPUT CLOCK
The ADS5294 is configured by default to operate with a single-ended input clock – CLKP is driven by a CMOS
clock and CLKM is tied to GND. The device can automatically detect a single-ended or differential clock. If CLKM
is grounded, the device treats clock as a single-ended clock. Operating with a low-jitter differential clock usually
gives better SNR performance, especially at input frequencies greater than 30 MHz. Typical clock termination
structures are listed in Figure 58 andFigure 59.
Ceq is approximately 1 to 3 pF, equivalent input capacitance of clock buffer.
Figure 58. Equivalent Circut of the Input Clock Circuit
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
53
Product Folder Link(s) :ADS5294



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com