ADS5294 datasheet(36/67 Pages) TI1

36 / 67 page

ADS5294

SLAS776B – NOVEMBER 2011 – REVISED JULY 2012

www.ti.com

Normally, INP pin represents the positive analog input pin, and INN represents the complementary negative input.

Setting the bits marked INVERT_CH<8:1> (individual control for each channel) causes the inputs to be swapped.

INN now represents the positive input, and INP the negative input.

LVDS TEST PATTERNS

ADDR.

D15 D14 D13 D12 D11 D10

NAME

(HEX)

PRBS_SEED<15:0>

PRBS_SEED<22:16>

EN_RAMP

DUALCUSTOM_PAT

SINGLE_CUSTOM_PAT

BITS_CUSTOM1<13:12>

BITS_CUSTOM2<13:12>

TP_SOFT_SYNC

PRBS_TP_EN

PRBS_MODE_2

PRBS_SEED_FROM_REG

TP_HARD_SYNC

BITS_CUSTOM1<11:0>

BITS_CUSTOM2<11:0>

PAT_DESKEW

PAT_SYNC

The ADS5294 can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal

ADC data output. All these patterns can be synchronized across devices by the sync function either through the

hardware SYNC pin or the software sync bit TP_SOFT_SYNC bit in register 0x25. TP_HARD_SYNC bit when

set enables the Test patterns to be synchronized by the hardware SYNC Pin. When the software sync bit

TP_SOFT_SYNC bit is set, special timing is needed.

•

Setting EN_RAMP to 1 causes all the channels to output a repeating full-scale ramp pattern. The ramp

increments from zero code to full-scale code in steps of 1 LSB every clock cycle. After hitting the full scale

code, it returns back to zero code and ramps again.

•

The device can also be programmed to output a constant code by setting SINGLE_CUSTOM_PAT to 1, and

programming the desired code in BITS_CUSTOM1<13:0>. In this mode, BITS_CUSTOM1<13:0> take the

place of the 14-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes the same way

as normal ADC data are.

•

The

device

may

also

made

toggle

between

two

consecutive

codes,

programming

DUAL_CUSTOM_PAT to 1. The two codes are represented by the contents of BITS_CUSTOM1<13:0> and

BITS_CUSTOM2<13:0>.

•

In addition to custom patterns, the device may also be made to output two preset patterns:

–

Deskew patten – Set using PAT_DESKEW, this mode replaces the 14-bit ADC output D<13:0> with the

0101010101010101 word.

–

Sync pattern – Set using PAT_SYNC, the normal ADC word is replaced by a fixed 11111110000000

word.

–

PRBS patterns: The device can give 9 bit or 23 bit LFSR Pseudo random pattern on the channel outputs

that are controlled by the register 0x25. To enable the PRBS pattern PRBS_TP_EN bit in the register

0x25 needs to be set. Default is the 23 bit LFSR but 9 bit LFSR can be chosen by setting

PRBS_MODE_2 bit. The seed value for the PRBS patterns can be chosen by enabling the

PRBS_SEED_FROM_REG bit to 1 and the value written to the PRBS_SEED registers in 0x24 and 0x23.

Note that only one of the above patterns should be active at any given instant.

Submit Documentation Feedback

Product Folder Link(s) :ADS5294

ADS5294 Fiches technique(PDF) 36 Page - Texas Instruments

ADS5294 Fiches technique(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Fiches technique Télécharger

Lien URL