Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADS5294 Fiches technique(PDF) 45 Page - Texas Instruments

Click here to check the latest version.
No de pièce ADS5294
Description  Octal Channel 14-Bit, 80 MSPS High-SNR and Low-Power ADC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI1 [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI1 - Texas Instruments

ADS5294 Fiches technique(HTML) 45 Page - Texas Instruments

Back Button ADS5294 Datasheet HTML 41Page - Texas Instruments ADS5294 Datasheet HTML 42Page - Texas Instruments ADS5294 Datasheet HTML 43Page - Texas Instruments ADS5294 Datasheet HTML 44Page - Texas Instruments ADS5294 Datasheet HTML 45Page - Texas Instruments ADS5294 Datasheet HTML 46Page - Texas Instruments ADS5294 Datasheet HTML 47Page - Texas Instruments ADS5294 Datasheet HTML 48Page - Texas Instruments ADS5294 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 67 page
background image
EN_SDR = 1, FALL_SDR = 0
ADCLKp
LCLKp
OUTp
ADCLKp
LCLKp
OUTp
EN_SDR = 1, FALL_SDR = 1
ADS5294
www.ti.com
SLAS776B – NOVEMBER 2011 – REVISED JULY 2012
In addition to programming the phase of the LCLK in the DDR mode, the device can also be made to operate in
SDR mode by setting bit EN_SDR to 1. In the mode, the bit clock (LCLK) is output at 14X times the input clock,
or twice the rate as in DDR mode. Depending on the state of FALL_SDR, the LCLK may be output in either of
the two manners shown in Figure 53. As can be seen in Figure 53, only the LCLK rising (or falling edge) is used
to capture the output data in SDR mode. The SDR mode does not work well beyond 40 MSPS because the
LCLK frequency will become very high.
Figure 53. SDR Interface Modes
OUTPUT DATA RATE CONTROL
ADDR.
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
(HEX)
38
DATA_RATE<1> DATA_RATE<0>
In the default mode of operation, the data rate at the output of the ADS5294 is at the sampling rate of the ADC.
This is true even when the custom pattern generator is enabled. In addition, both output data rate and sampling
rate can also be configured to a sub-multiple of the input clock rate.
With the DATA_RATE<1:0> control, the output data rate can be programmed to be a sub-multiple of the ADC
sampling rate. This feature can be used to lower the output data rate, for example when the decimation filter is
used. Without enabling the decimation filter, the sub-multiple ADC sampling rate feature still can be used.
The different settings are listed below:
DATA_RATE<1>
DATA_RATE<0>
Output data rate
0
0
Same as ADC sampling rate
0
1
1/2 of ADC sampling rate
1
0
1/4 of ADC sampling rate
1
1
1/8 of ADC sampling rate
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Link(s) :ADS5294



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com