Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ST10F280 Fiches technique(PDF) 74 Page - STMicroelectronics

No de pièce ST10F280
Description  16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 Fiches technique(HTML) 74 Page - STMicroelectronics

Back Button ST10F280_12 Datasheet HTML 70Page - STMicroelectronics ST10F280_12 Datasheet HTML 71Page - STMicroelectronics ST10F280_12 Datasheet HTML 72Page - STMicroelectronics ST10F280_12 Datasheet HTML 73Page - STMicroelectronics ST10F280_12 Datasheet HTML 74Page - STMicroelectronics ST10F280_12 Datasheet HTML 75Page - STMicroelectronics ST10F280_12 Datasheet HTML 76Page - STMicroelectronics ST10F280_12 Datasheet HTML 77Page - STMicroelectronics ST10F280_12 Datasheet HTML 78Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 239 page
background image
Interrupt system
ST10F280
74/239
Doc ID 8673 Rev. 3
Table 9.
Exceptions or error conditions that can arise during run-time
Exception condition
Trap flag
Trap vector
Vector location
Trap number
Trap priority(1)
Reset Functions
MAXIMUM
Hardware Reset
RESET
00’0000h
00h
III
Software Reset
RESET
00’0000h
00h
III
Watchdog Timer Overflow
RESET
00’0000h
00h
III
Class A Hardware Traps
Non-Maskable Interrupt
NMI
NMITRAP
00’0008h
02h
II
Stack Overflow
STKOF
STOTRAP
00’0010h
04h
II
Stack Underflow
STKUF
STUTRAP
00’0018h
06h
II
Class B Hardware Traps
Undefined Opcode
UNDOPC
BTRAP
00’0028h
0Ah
I
Protected Instruction Fault
PRTFLT
BTRAP
00’0028h
0Ah
I
Illegal Word Operand Access
ILLOPA
BTRAP
00’0028h
0Ah
I
Illegal Instruction Access
ILLINA
BTRAP
00’0028h
0Ah
I
Illegal External Bus Access
ILLBUS
BTRAP
00’0028h
0Ah
I
MAC Trap
MACTRP
BTRAP
00’0028h
0Ah
I
MINIMUM
Reserved
[2Ch –3Ch]
[0Bh – 0Fh]
Software Traps TRAP
Instruction
Any [00’0000h–
00’01FCh]
in steps of 4h
Any [00h – 7Fh]
Current CPU
Priority
1.
All the class B traps have the same trap number (and vector) and the same lower priority compare to the class A traps and
to the resets.
Each class A traps has a dedicated trap number (and vector). They are prioritized in the second priority level.
The resets have the highest priority level and the same trap number.
The PSW.ILVL CPU priority is forced to the highest level (15) when these exceptions are serviced



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com