| Moteur de recherche de fiches techniques de composants électroniques |
|
PM0214 Fiches technique(PDF) 116 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0214 Fiches technique(HTML) 116 Page - STMicroelectronics |
|
116 / 245 page ![]() The STM32 Cortex-M4 instruction set PM0214 116/245 DocID022708 Rev 4 3.6.6 SMLSD and SMLSLD Signed multiply subtract dual and Signed multiply subtract long dual Syntax op{X}{cond} Rd, Rn, Rm, Ra where: • op is one of: SMLSD: Signed multiply subtract dual. SMLSDX: Signed multiply subtract dual reversed SMLSLD: Signed multiply subtract long dual. SMLSLDX: Signed multiply subtract long dual reversed. – If X is present, the multiplications are bottom × top and top × bottom. – If the X is omitted, the multiplications are bottom × bottom and top × top. • ‘cond’ is an optional condition code (see Conditional execution on page 64) • ‘Rd’ is the destination register. • ‘Rn’, ‘Rm’ are registers holding the first and second operands • ‘Ra’ is the register holding the accumulate value Operation The SMLSD instruction interprets the values from the first and second operands as four signed halfwords. This instruction: 1. Optionally rotates the halfwords of the second operand. 2. Performs two signed 16 × 16-bit halfword multiplications. 3. Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication. 4. Adds the signed accumulate value to the result of the subtraction. 5. Writes the result of the addition to the destination register. The SMLSLD instruction interprets the values from Rn and Rm as four signed halfwords. This instruction: 1. Optionally rotates the halfwords of the second operand. 2. Performs two signed 16 × 16-bit halfword multiplications. 3. Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication. 4. Adds the 64-bit value in RdHi and RdLo to the result of the subtraction. 5. Writes the 64-bit result of the addition to the RdHi and RdLo. Restrictions In these instructions: Do not use SP or PC. Condition flags This instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction. For the Thumb instruction set, these instructions do not affect the condition code flags. Examples |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |