Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

PM0223 Fiches technique(PDF) 99 Page - STMicroelectronics

No de pièce PM0223
Description  This programming manual provides information for application and system-level software developers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0223 Fiches technique(HTML) 99 Page - STMicroelectronics

Back Button PM0223 Datasheet HTML 95Page - STMicroelectronics PM0223 Datasheet HTML 96Page - STMicroelectronics PM0223 Datasheet HTML 97Page - STMicroelectronics PM0223 Datasheet HTML 98Page - STMicroelectronics PM0223 Datasheet HTML 99Page - STMicroelectronics PM0223 Datasheet HTML 100Page - STMicroelectronics PM0223 Datasheet HTML 101Page - STMicroelectronics PM0223 Datasheet HTML 102Page - STMicroelectronics PM0223 Datasheet HTML 103Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 110 page
background image
DocID025763 Rev 1
99/110
PM0223
STM32L0 Core Peripherals
108
Use the MPU registers to define the MPU regions and their attributes. Table 35 on page 99
shows the MPU registers
4.5.1
MPU Type Register
The MPU_TYPE register indicates whether the MPU is present, and if so, how many
regions it supports. See the register summary in Table 35 on page 99 for its attributes. The
bit assignments are:
Table 34. Memory attributes summary
Memory type
Shareability Other attributes
Description
Strongly- ordered -
-
All accesses to Strongly-ordered memory
occur in program order. All Strongly-ordered
regions are assumed to be shared.
Device
Shared
-
Memory-mapped peripherals that several
processors share.
Non-shared
-
Memory-mapped peripherals that only a
single processor uses.
Normal
Shared
Non-cacheable
Write-through
Cacheable Write-
back Cacheable
Normal memory that is shared between
several processors.
Non-shared
Non-cacheable
Write-through
Cacheable Write-
back Cacheable
Normal memory that only a single processor
uses.
Table 35. MPU registers summary
Address
Name
Type
Reset
value
Description
0xE000ED90
MPU_TYPE
RO
0x00000000 or
0x00000800
(1)
1. Software can read the MPU Type Register to test for the precence of a Memory Protection Unit (MPU).
See MPU Type Register
4.5.1: MPU Type Register on
page 99.
0xE000ED94
MPU_CTRL
RW
0x00000000
4.5.2: MPU Control Register on
page 100.
0xE000ED98
MPU_RNR
RW
Unknown
4.5.3: MPU Region Number
Register on page 101.
0xE000ED9C
MPU_RBAR RW
Unknown
4.5.4: MPU Region Base Address
Register on page 102.
0xE000EDA0
MPU_RASR RW
Unknown
4.5.5: MPU Region Attribute and
Size Register on page 103.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
IREGION[7:0]
rr
rrrr
r
r



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com