STLC5460 datasheet(21/54 Pages) STMICROELECTRONICS

21 / 54 page

SECOND CASE CM = 0: ACCESS TO AUXILIARY MEMORY

Microprocessor writes Auxiliary Memory to transmit Primitives for each TX C/I channel and to transmit

Bytes of message for each TX MON channel.

Microprocessor reads Auxiliary memory to recover Primitive received by each RX C/I channel and to re-

cover the message received by each RX MON channel.

TX Command Indicate channel - Selected by Destination Register (DST)

CR5

CR4

CR3

CR2

CR1

CR0

R/W

PT1

PT0

R/W = 1

Read auxiliary memory

After writing this register with R/W=1 and when BUSY(status register) has gone to 0, the

bits of the register have the following meaning:

CR5/CR2

Not used

PT0/1

Primitive trasmitted

PT1

PT0

Status

Primitive has not been transmitted yet

Primitive has been transmitted once

Primitive has been transmitted twice

Primitive has been transmitted more than twice.

R/W = 0

Write auxiliary memory.

CR0/CR5

not used

RX Command Indicate channel - Selected by Destination Register (DST)

CR5

CR4

CR3

CR2

CR1

CR0

R/W

OVR

R/W = 1

Read auxiliary memory

After writing this register with R/W=1 and when BUSY(status register) has gone to 0, the bits of the

CR5/CR2

Not used

OVR

Overrun

OVR = 1. The previous primitive has not been read by the microprocessor.

Primitive Received.

PR = 1. The primitive has been received once

PR = 0. The primitive has been received twice or more.

The primitive is in Source Register.

R/W = 0

Writing auxiliary memory.

CR0/CR5

not used

STLC5460

21/54

STLC5460 Fiches technique(PDF) 21 Page - STMicroelectronics

STLC5460 Fiches technique(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Fiches technique Télécharger

Lien URL