STLC5460 datasheet(9/54 Pages) STMICROELECTRONICS

9 / 54 page

MEMORY STRUCTURE AND SWITCHING

The LCIC contains three memories: Auxiliary

Memory (AM), Data Memory (DM) and Control

Memory (CM).

The Auxiliary Memory consists of one block di-

vided in four parts of 16 words.

This Auxiliary Memory is used for validated data

from Monitor and Command/Indicate Rx channels

and

to transmit data to Monitor and Com-

mand/Indicate Tx channels.

The Data Memory buffers the data input from the

PCM and the GCI interface. It has a capacity of

128 + 64 time slots to buffer 4 PCM frame of 32

time slots and two GCI interfaces. It is written pe-

riodically once every 125 microseconds controlled

by the input counters associated to PCM interface

and to GCI interface. To perform the switching the

loopback function, this memory is read, random,

in accordance with the control memory

The Control Memory has a capacity of 128 + 64

words of 14 bits: 8 of data and 6 of code. The 14

bits are written random, via microprocessor in-

terface and read cyclically under the control of

the output counters associated to PCM interface

and GCI interface.

For

control memory access and different func-

tions, three registers are provided:

destination register:

it contains the address of a specific location of

the control memory;

source register :

it contains the data (to be written or read) of the

control memory corrisponding to the address indi-

cated by the destination register;

command register:

it contains the code (6 bits to be written or read)

of the control memory.

The content of command register defines the dif-

ferent capabilities: switching at 64 kb/s, 32 kb/s,

16 kb/s, loopback and also extraction/insertion

from the microprocessor interface.

A memory access using the actual command reg-

ister and source register is performed upon every

destination register write access. The processing

of the memory access takes at most 488ns.

MICROPROCESSOR INTERFACE

After Reset, the Microprocessor interface is in

non-multiplexed mode (Address bus and Data

bus must be non-multiplexed):

if ALE pin is hardwired at VSS, the Microproces-

sor interface is Motorola like, Address/Data are

non-multiplexed.

if ALE pin is hardwired at VDD the Microproces-

sor interface is Intel like, Address/Data are non-

multiplexed.

After Reset, as soon as two successive edges are

detected on ALE pin (Rising and falling edges) by

the circuit the Microprocessor interface switches

in multiplexed mode (Address bus and Data bus

must be multiplexed). The circuit is set automat-

ically in Motorola like or in Intel like mode.

For the circuit Address bus and Data bus multi-

plexed or not multiplexed, the difference between

Motorola like and Intel like mode is showed in fig. 4.

Figure 4.

STLC5460

9/54

STLC5460 Fiches technique(PDF) 9 Page - STMicroelectronics

STLC5460 Fiches technique(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Fiches technique Télécharger

Lien URL