STLC5460 datasheet(20/54 Pages) STMICROELECTRONICS

20 / 54 page

FIRST CASE CM = 1: ACCESS TO COMMAND MEMORY

CR5

CR4

CR3

CR2

CR1

CR0

R/W

CH1

CH0

SS1

SS0

DS1

DS0

After Reset 00 (H)

R/W

Read/Write

R/W = 0 (Write). The eight bits of Source Register and the six lower bits of this

Command Register are loaded into the Command Memory (14 bits). The Address bits

are given by the Destination Register (8 bits). Write cycle starts when Destination

R/W = 1 (Read).

The 14 bits of Command memory addressed by the Destination Register are loaded

respectively into Command Register (6 bits) and Source Register (8 bits). Read cycle

starts when Destination Register is loaded by the micro-processor.

CH0/1

Channel Data Rate

CH1

CH0

Description

The output is at high impedance during the time slot selected

16kb/s subchannel is selected

32kb/s subchannel is selected

64kb/s channel is selected

During the time slot selected, the output is at high impedance for the subchannels not selected.

SS 0/1

Source Subchannel selected.

Data Rate

SS1

SS0

Source channel

16kb/s

Bits 6-7

Bits 4-5

Bits 2-3

Bits 0-1

32kb/s

Bits 4 to 5

Bits 0 to 3

Bit 7 is trasmitted first.

DS 0/1

Destination Subchannel selected.

Data Rate

SS1

SS0

Source channel

16kb/s

Bits 6-7

Bits 4-5

Bits 2-3

Bits 0-1

32kb/s

Bits 4 to 5

Bits 0 to 3

Bit 7 is trasmitted first.

STLC5460

20/54

STLC5460 Fiches technique(PDF) 20 Page - STMicroelectronics

STLC5460 Fiches technique(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Fiches technique Télécharger

Lien URL