STLC5460 datasheet(2/54 Pages) STMICROELECTRONICS

2 / 54 page

DESCRIPTION

The Line Card Interface Controller, STLC5460, is

a monolithic switching device for the path control

of up to 128 channels of 16, 32, 64 kbps band-

width. Two consecutive 64 kbps channels may

also be handled as a quasi single 128 kbps chan-

nel. For these channels, the LCIC performs non-

blocking space time switching between two serial

interfaces: the system interface (or PCM inter-

face) and the general component interface (GCI).

PCM interface can be programmed to operate at

different data rates between 2048 and 8192 kbps.

The PCM interface consists of up to four duplex

ports with a tristate indication signal for each out-

put line. The GCI interface can be selected to be

PCM interface at 2Mbit/s.

The LCIC can be programmed to communicate

with GCI compatible devices such as STLC3040

(SLIC), STLC5411 (U interface) and others. The

device manages the layer 1 protocol buffering the

Command/Indicate and Monitor channels for GCI

compatible devices.

Due to its capability to switch channels of different

bandwidths, the STLC5460 can handle up to 16

ISDN subscribers with their 2B+D channel struc-

ture in GCI configuration, or up to 16 analog sub-

scribers. Since its interfaces can operate at differ-

ent data rates, the LCIC is an ideal device for

data rate adaptation between PCM interface up to

8Mb/s and GCI at 2Mb/s.

The device gives the possibility of checking the

correct communication inside the PBX or Public

Central Office providing :

- independent PCM delay setting

- PCM comparison function

- Pseudo RandomSequenceGeneratorandAnalyser.

Moreover, the LCIC is one of the key building

blocks for networks with either central, distributed

or mixed signaling and packet data handling ar-

chitectures associated with ST5451 (HDLC con-

troller).

The device is controlled by a standard 8 bit paral-

lel microprocessor interface with a multiplexed

address-data bus. The device may optionally be

controlled by separate address and data buses.

DESTINATION REG

COMMAND REG

SOURCE REGISTER

COMMAND MEMORY

194 WORDS OF 14 BITS

COUNTERS

PARALLEL

SERIAL

SHIFTING

4 PCM

2 GCI

C/I, MON

TRANSMIT

16 INDIPENDENT

CONTROLLERS

SPECIAL

SWITCH AT

16, 32, 64

KB/S

EXTRACTION

2x 64 Kbit

CHANNEL

(ADDRESS)

(DATA)

SWITCHING

MEMORY

194 BYTES

(4PCM+2GCI + 2

CHANNEL -INSERTION- =

128+64+2=194)

COUNTERS

C/I, MON

RECEIVER

INSERTION

2x 64 Kbit

CHANNEL

SERIAL

PARALLEL

SHIFTING

4 PCM

2 GCI

1 bit for 16 tristate

6 bits

D94TL160A

BLOCK DIAGRAM

STLC5460

2/54

STLC5460 Fiches technique(PDF) 2 Page - STMicroelectronics

STLC5460 Fiches technique(HTML) 2 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Fiches technique Télécharger

Lien URL