AD9516-2SLASHPCBZ datasheet(51/84 Pages) AD

51 / 84 page

AD9516-2

Rev. 0 | Page 51 of 84

If the AD9516 clock outputs must be synchronized to each

other, a SYNC is required upon exiting power-down (see the

Synchronizing the Outputs—SYNC Function section). A VCO

calibration is not required when exiting power-down.

PLL Power-Down

The PLL section of the AD9516 can be selectively powered

down. There are three PLL operating modes set by 0x10<1:0>,

as shown in Table 53.

In asynchronous power-down mode, the device powers down as

soon as the registers are updated.

In synchronous power-down mode, the PLL power-down is

gated by the charge pump to prevent unwanted frequency

jumps. The device goes into power-down on the occurrence of

the next charge pump event after the registers are updated.

Distribution Power-Down

The distribution section can be powered down by writing

0x230<1> = 1b. This turns off the bias to the distribution

section. If the LVPECL power-down mode is normal operation

(00b), it is possible for a low impedance load on that LVPECL

output to draw significant current during this power-down. If

the LVPECL power-down mode is set to 11b, the LVPECL

output is not protected from reverse bias and can be damaged

under certain termination conditions.

Individual Clock Output Power-Down

Any of the clock distribution outputs may be powered down

individually by writing to the appropriate registers. The register

map details the individual power-down settings for each output.

The LVDS/CMOS outputs may be powered down, regardless of

their output load configuration.

The LVPECL outputs have multiple power-down modes

(see Table 52), which give some flexibility in dealing with the

various output termination conditions. When the mode is set to

10b, the LVPECL output is protected from reverse bias to

2 VBE + 1 V. If the mode is set to 11b, the LVPECL output is

not protected from reverse bias and can be damaged under

certain termination conditions. This setting also affects the

operation when the distribution block is powered down with

0x230<1> = 1b (see the Distribution Power-Down section).

Individual Circuit Block Power-Down

Other AD9516 circuit blocks (such as CLK, REF1, and REF2)

can be powered down individually. This gives flexibility in

configuring the part for power savings whenever certain chip

functions are not needed.

AD9516-2/PCBZ Fiches technique(PDF) 51 Page - Analog Devices

AD9516-2/PCBZ Fiches technique(HTML) 51 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Fiches technique Télécharger

Lien URL