| Moteur de recherche de fiches techniques de composants électroniques |
|
ADE9000ACPZ Fiches technique(PDF) 66 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE9000ACPZ Fiches technique(HTML) 66 Page - Analog Devices |
|
66 / 73 page ![]() Data Sheet ADE9000 Rev. A | Page 65 of 72 Addr. Name Bits Bit Name Settings Description Reset Access 0x48F OISTATUS [15:4] RESERVED Reserved. 0x0 R [3:0] OIPHASE OIPHASE, Bit 0 indicates Phase A is above OILVL. 0x0 R OIPHASE, Bit 1 indicates Phase B is above OILVL. OIPHASE, Bit 2 indicates Phase C is above OILVL. OIPHASE, Bit 3 indicates Phase N is above OILVL. 0x490 CFMODE 15 CF4DIS CF4 output disable. Set this bit to disable the CF4 output and bring the pin high. Note that when this bit is set, the CFx bit in STATUS0 is not set when a CF pulse is accumulated in the digital to frequency converter. 0x0 R/W 14 CF3DIS CF3 output disable. See CF4DIS. 0x0 R/W 13 CF2DIS CF2 output disable. See CF4DIS. 0x0 R/W 12 CF1DIS CF1 output disable. See CF4DIS 0x0 R/W [11:9] CF4SEL Type of energy output on the CF4 pin. Configure TERMSEL4 in the COMPMODE register to select which phases are included. 0x0 R/W 000 Total active power. 001 Total reactive power. 010 Total apparent power. 011 Fundamental active power. 100 Fundamental reactive power. 101 Fundamental apparent power. 110 Total active power. 111 Total active power. [8:6] CF3SEL Selects type of energy output on CF3 pin. See CF4SEL. 0x0 R/W [5:3] CF2SEL Selects type of energy output on CF2 pin. See CF4SEL. 0x0 R/W [2:0] CF1SEL Selects type of energy output on CF1 pin. See CF4SEL. 0x0 R/W 0x491 COMPMODE [15:12] RESERVED Reserved. 0x0 R [11:9] TERMSEL4 Phases to include in CF4 pulse output. Set TERMSEL4, Bit 2 to 1 to include Phase C in the CF4 pulse output. Similarly, set TERMSEL4, Bit 1 to include Phase B, and TERMSEL4, Bit 0 for Phase A. 0x0 R/W [8:6] TERMSEL3 Phases to include in CF3 pulse output. See TERMSEL4. 0x0 R/W [5:3] TERMSEL2 Phases to include in CF2 pulse output. See TERMSEL4. 0x0 R/W [2:0] TERMSEL1 Phases to include in CF1 pulse output. See TERMSEL4. 0x0 R/W 0x492 ACCMODE [15:9] RESERVED Reserved. 0x0 R 8 SELFREQ Use this bit to configure the IC for a 50 Hz or 60 Hz system. This setting is used in the fundamental power measurements and to set the default line period used for VRMS½, 10 cycle rms/ 12 cycle rms and resampling calculations if a zero crossing is not present. 0x0 R/W 0 50 Hz. 1 60 Hz. 7 ICONSEL Set this bit to calculate the current flowing through IB from the IA and IC measurements. If this bit is set, IB = −IA − IC. 0x0 R/W |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |