| Moteur de recherche de fiches techniques de composants électroniques |
|
L99MM70XP Fiches technique(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99MM70XP Fiches technique(HTML) 62 Page - STMicroelectronics |
|
62 / 68 page ![]() SPI control and status registers L99MM70XP 62/68 Doc ID 022637 Rev 2 Table 46. Status register 3 Status register 3 (13h) Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reset state 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Name LIN perm dom LIN TXD dom LIN prem rec VCC fail UV OV WD timer state WD timer state ECFD HSOC ECFD HSOL ECV NR ECVO TSD2 TSD1 TW Table 47. Status register 3, bits Bit name Comment LIN perm dom If the bus state is dominant (low) for more than 12 ms a permanent dominant status is detected. The status bit is set. LIN TXD dom If TXD is in dominant state (low) for more than 12 ms, the transmitter is disabled and this bit is set. LIN perm rec If TXD changes to dominant (low) state but RXD signal does not follow within 40 µs, the transmitter is disabled and this bit is set. VCCFail VCCFail: VCC < 2 V for more than 2 µs UV VS undervoltage detected If an over/under voltage event is detected, the outputs are disabled and one of these bits is set. If the OVUVR bit is 0, the outputs are enabled automatically after an over/under voltage event and the UV/OV bit is reset. If the OVUVR bit is 1, the outputs are enabled after clearing the UV/OV bit by SPI command (read and clear operation) OV VS overvoltage detected WDTIM1 Watchdog state: Display which part of the total WD time (100 ms) has been elapsed: WDTIM0 ECFDHSOC Overcurrent diagnosis: In case of an overcurrent event on ECFDHS the status bit is set and the output driver is disabled. ECFDHSOL The open-load detection monitors the load current in the ECFDHS. If the load current is below the under current detection threshold for at least tdOL = 2 ms, the open-load bit is set. ECVNR ECV voltage not reached Two comparators monitor the voltage at pin ECV in electrochrome mode. If this voltage is below / above the programmed target, these bits signal the difference after at least 32 µs. The bits are not latched and may toggle after at least 32 µs, if the ECV voltage has not yet reached the target. ECVO ECV voltage too high TSD2 Thermal shutdown 2 (> 160 °C) TSD1 Thermal shutdown 1 (> 150 °C) TW Thermal warning (> 140 °C) WDTIM1 WDTIM0 Elapsed time 0 0 < 1/3 of the total WD time 0 1 < 2/3 of the total WD time 1 1 < 3/3 of the total WD time |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |