L99MM70XP datasheet(59/68 Pages) STMICROELECTRONICS

59 / 68 page

L99MM70XP

SPI control and status registers

Doc ID 022637 Rev 2

59/68

Table 40.

Configuration register

Configuration register (3Fh)

Bit

765

Reset state

000

Name

ECV

ECFD

OUT7

OLMASK

OUT1HS

OLMASK

OUT1LS

OLMASK

TW_OL

MASK

TRIG

Table 41.

Configuration register, bits

Bit name

Comment

The bits 15 to 8 of the configuration register have to be written to 0, and read always 0

ECV

ECFD

OUT7

OLMASK

Mask the ECV, ECFD (HS and LS) and OUT7 open-load diagnostics bits (status reg. 2, bits 11, 14,

15):

an open-load event is not considered in the open-load bit (TW_OL) of the global status register

OUT1HS

OLMASK

Mask the OUTHS1 open-load diagnostic bit (status reg. 1/bit 1):

an open-load event (under-current status bit of OUT1HS) is not considered in open-load bit (TW_OL)

of the global status register.

OUT1LS

OLMASK

Mask the OUTLS1 open-load diagnostic bit (status reg. 1/bit 0):

an open-load event (under-current status bit of OUT1LS) is not considered in open-load bit (TW_OL)

of the global status register.

TW_OL

MASK

Mask the TW_OL bit in global status byte:

a temperature warning or open-load event is not considered in the “global error flag”

WDTRIG

Trigger the watchdog.

This bit has to be toggled regularly if the watchdog is active. The watchdog can be triggered either by

this bit or by bit 0 of the Control Register 1.

L99MM70XP Fiches technique(PDF) 59 Page - STMicroelectronics

L99MM70XP Fiches technique(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Fiches technique Télécharger

Lien URL