SPEAR320 datasheet(24/73 Pages) STMICROELECTRONICS

24 / 73 page

Architecture overview

SPEAr320

24/73

Doc ID 16755 Rev 5

3.22.2

Clock and reset system

The clock system is a fully programmable block that generates all the clocks necessary to

the chip.

The default operating clock frequencies are:

●

Clock @ 333 MHz for the CPU.

●

Clock @ 166 MHz for AHB bus and AHB peripherals.

●

Clock @ 83 MHz for, APB bus and APB peripherals.

●

Clock @ 333 MHz for DDR memory interface.

The default values give the maximum allowed clock frequencies. The clock frequencies are

fully programmable through dedicated registers.

The clock system consists of 2 main parts: a multi clock generator block and two internal

PLLs.

The multi clock generator block, takes a reference signal (which is usually delivered by the

PLL), generates all clocks for the IPs of SPEAr320 according to dedicated programmable

registers.

Each PLL uses an oscillator input of 24 MHz to generate a clock signal at a frequency

corresponding at the highest of the group. This is the reference signal used by the multi

clock generator block to obtain all the other requested clocks for the group. Its main feature

is electromagnetic interference reduction capability.

The user can set up the PLL in order to modulate the VCO with a triangular wave. The

resulting signal has a spectrum (and power) spread over a small programmable range of

frequencies centered on F0 (the VCO frequency), obtaining minimum electromagnetic

emissions. This method replaces all the other traditional methods of EMI reduction, such as

filtering, ferrite beads, chokes, adding power layers and ground planes to PCBs, metal

shielding and so on. This gives the customer appreciable cost savings.

In sleep mode the SPEAr320 runs with the PLL disabled so the available frequency is 24

MHz or a sub-multiple (/2, /4, /8).

3.23

Vectored interrupt controller (VIC)

The VIC allows the OS interrupt handler to quickly dispatch interrupt service routines in

response to peripheral interrupts. There are 32 interrupt lines and the VIC uses a separate

bit position for each interrupt source. Software controls each request line to generate

software interrupts.

3.24

General purpose timers

SPEAr320 provides 6 general purpose timers (GPTs) acting as APB slaves.

Each GPT consists of 2 channels, each one made up of a programmable 16-bit counter and

a dedicated 8-bit timer clock prescaler. The programmable 8-bit prescaler performs a clock

division by 1 up to 256, and different input frequencies can be chosen through configuration

registers (a frequency range from 3.96 Hz to 48 MHz can be synthesized).

SPEAR320 Fiches technique(PDF) 24 Page - STMicroelectronics

SPEAR320 Fiches technique(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Fiches technique Télécharger

Lien URL