Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

SPEAR320 Fiches technique(PDF) 14 Page - STMicroelectronics

No de pièce SPEAR320
Description  Embedded MPU with ARM926 core, optimized for factory automation and consumer applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR320 Fiches technique(HTML) 14 Page - STMicroelectronics

Back Button SPEAR320 Datasheet HTML 10Page - STMicroelectronics SPEAR320 Datasheet HTML 11Page - STMicroelectronics SPEAR320 Datasheet HTML 12Page - STMicroelectronics SPEAR320 Datasheet HTML 13Page - STMicroelectronics SPEAR320 Datasheet HTML 14Page - STMicroelectronics SPEAR320 Datasheet HTML 15Page - STMicroelectronics SPEAR320 Datasheet HTML 16Page - STMicroelectronics SPEAR320 Datasheet HTML 17Page - STMicroelectronics SPEAR320 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 73 page
background image
Architecture overview
SPEAr320
14/73
Doc ID 16755 Rev 5
Up to 416 Mbits per second data rate using 8 bit parallel data lines (SD8 bit mode)
Cyclic Redundancy Check CRC7 for command and CRC16 for data integrity
Designed to work with I/O cards, Read-only cards and Read/Write cards
Error Correction Code (ECC) support for MMC4.2 cards
Supports Read wait Control, Suspend/Resume operation
Supports FIFO Overrun and Underrun condition by stopping SD clock
3.7
Flexible static memory controller (FSMC)
SPEAr320 provides a Flexible Static Memory Controller (FSMC) which interfaces to external
parallel NAND Flash memories.
Main features:
8/16-bit wide data path
FSMC performs only one access at a time and only one external device is accessed
Supports little-endian and big-endian memory architectures
AHB burst transfer handling to reduce access time to external devices
Supplies an independent configuration for each memory bank
Programmable timings to support a wide range of devices
Programmable wait states (up to 31)
Programmable bus turnaround cycles (up to 15)
Programmable output enable and write enable delays (up to 15)
Independent chip select control for each memory bank
Shares the address bus and the data bus with all the external peripherals
Only chips selects are unique for each peripheral
External asynchronous wait control
Boot memory bank configurable at reset using external control pins
3.8
Multichannel DMA controller
Within its basic subsystem, SPEAr320 provides a DMA controller (DMAC) able to service up
to 8 independent DMA channels for serial data transfers between single source and
destination (i.e., memory-to-memory, memory-to-peripheral, peripheral to- memory, and
peripheral-to-peripheral).
Each DMA channel can support a unidirectional transfer, with internal four-word FIFO per
channel.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com