STA321MPL1 datasheet(33/80 Pages) STMICROELECTRONICS

33 / 80 page

DocID029389 Rev 1

33/80

STA321MPL1

Registers

Setting the IDE bit enables this function, which looks at the input I²S data and automatically

mutes if the signals are perceived as invalid.

The BCLE bit detects loss of input, MCLK, in binary mode and outputs a 50 % duty cycle.

The LDTE bit actively prevents double triggering of LRCLK.

When active, the ECLE bit issues a device power-down signal (EAPD) on clock loss

detection.

5.2.8

Configuration register I (0x08)

This feature utilizes an ADC on SDI78 that provides power supply ripple information for

correction. Registers PSC1, PSC2, PSC3 are utilized in this mode.

Bit

RST

Name

Description

4RW

IDE

Invalid input detect mute enable:

1: enable the automatic invalid input detect mute

Bit

RST

Name

Description

BCLE

Binary output mode clock loss detection enable

Bit

RST

Name

Description

LDTE

LRCLK double trigger protection enable

Bit

RST

Name

Description

ECLE

Auto EAPD on clock loss

EAPD

PSCE

Bit

RST

Name

Description

PSCE

Power supply ripple correction enable:

0: normal operation

1: PSCorrect operation

Bit

RST

Name

Description

EAPD

External amplifier power-down:

0: external power stage power-down active

1: normal operation

STA321MPL1 Fiches technique(PDF) 33 Page - STMicroelectronics

STA321MPL1 Fiches technique(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Fiches technique Télécharger

Lien URL