 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
STA321MPL1 Fiches technique(PDF) 70 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA321MPL1 Fiches technique(HTML) 70 Page - STMicroelectronics |
|
|
70 / 80 page  Configuration registers (0x77; 0x78; 0x79) STA321MPL1 70/80 DocID029389 Rev 1 6.5.10 Clock manager configuration PLL configuration registers (0x71, 0x72, 0x73, 0x74) PLL multiplication factor (fractional part, H) (0x71) PLL multiplication factor (fractional part, L) (0x72) PLL multiplication factor (integral part) named as N Division Factor (NDIV) and dithering (0x73) D7 D6 D5 D4 D3 D2 D1 D0 PLLFI[15:8] 00 000 00 0 D7 D6 D5 D4 D3 D2 D1 D0 PLLFI[7:0] 00 000 00 0 D7 D6 D5 D4 D3 D2 D1 D0 PLLDD[1:0] PLLND[5:0] 00 000 00 0 Bit RW RST Name Description 7 RW 0 PLLDD1 PLL dithering: 00: PLL clock dithering disabled 01: PLL clock dithering enabled (triangular) 10: PLLclock dithering enabled (rectangular) 11: reserved 6 RW 0 PLLDD0 5 RW 0 PLLND5 N (loop) Division Factor This factor should be: 4 RW 0 PLLND4 3 RW 0 PLLND3 2 RW 1 PLLND2 1 RW 0 PLLND1 0 RW 1 PLLND0 5N ≤ DIV 55 ≤ |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
