Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ATSAMB11XR Fiches technique(PDF) 39 Page - Microchip Technology

No de pièce ATSAMB11XR
Description  Ultra Low Power BLE 4.1 SiP/Module
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MICROCHIP [Microchip Technology]
Site Internet  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ATSAMB11XR Fiches technique(HTML) 39 Page - Microchip Technology

Back Button ATSAMB11XR Datasheet HTML 35Page - Microchip Technology ATSAMB11XR Datasheet HTML 36Page - Microchip Technology ATSAMB11XR Datasheet HTML 37Page - Microchip Technology ATSAMB11XR Datasheet HTML 38Page - Microchip Technology ATSAMB11XR Datasheet HTML 39Page - Microchip Technology ATSAMB11XR Datasheet HTML 40Page - Microchip Technology ATSAMB11XR Datasheet HTML 41Page - Microchip Technology ATSAMB11XR Datasheet HTML 42Page - Microchip Technology ATSAMB11XR Datasheet HTML 43Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 87 page
background image
Pin Name
SPI Function
MOSI
Master Out Slave In (Data)
MISO
Master In Slave Out (Data)
9.3.2
SPI Interface Modes
The SPI Interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock
Phase (CPHA) settings. These modes are illustrated in Table 9-4 and Figure 9-1. The red lines in Figure
9-1 correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.
Table 9-4. SPI Modes
Mode
CPOL
CPHA
0
0
0
1
0
1
2
1
0
3
1
1
Figure 9-1. SPI Clock Polarity and Clock Phase Timing
9.4
SPI Flash Master Interface
9.4.1
Description
The ATSAMB11-XR2100A and ATSAMB11-ZR210CA provide an SPI Master interface for accessing the
internal stacked SPI Flash memory. The TXD pin is same as the Master Output, Slave Input (MOSI), and
the RXD pin is the same as the Master Input, Slave Output (MISO). The SPI Master interface supports all
four standard modes of clock polarity and clock phase, as shown in Table 9-4. Internal stacked SPI Flash
memory is accessed by a processor programming commands to the SPI Master interface, which in turn
initiates SPI master access to the Flash.
ATSAMB11XR/ZR
© 2017 Microchip Technology Inc.
Datasheet Preliminary
DS70005342A-page 39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com