PC87413 datasheet(49/257 Pages) NSC

49 / 257 page

3.0 Device Architecture and Configuration (Continued)

Revision 1.2

www.national.com

3.7.1

ServerI/O ID Register (SID)

This register contains the identity number of the device family. The PC8741x family is identified by the value EEh.

Power Well:VSB

Location:Index 20h

Type:

3.7.2

ServerI/O Configuration 1 Register (SIOCF1)

Power Well:VSB

Location:Index 21h

Type:

Varies per bit

Bit

76543210

Name

Family ID

Reset

EEh

Bit

Description

7-0

Family ID. These bits identify a family of devices with similar functionality but with different implemented

options.

Bit

43210

Name

LOCKMCF

LOCKGCF

Reserved

IOWAIT

HSWRST

GLOBEN

Reset

10001

Bit

Type

Description

R/W1S LOCKMCF (Lock Multiplexing Configuration). When set to 1, this bit locks the conﬁguration of

registers SIOCF1, SIOCF2, SIOCF3, SIOCF4 and SIOCF5 by disabling writing to all bits in these

registers (including the LOCKMCF bit itself), except for the LOCKGCF, HSWRST and GLOBEN bits of

SIOCF1. Once set, this bit can be cleared either by VDD Power-Up reset (or Hardware reset) or by VSB

Power-Up reset, according to the VSBLOCK bit in the ACBLKCTL register (see Section 6.3.4 on

page 128). In addition, this bit is cleared by setting the UNLOCKM bit in the ACBLKCTL register

(PC87413 and PC787417).

0: R/W bits are enabled for write (default)

1: All bits are RO

R/W1S LOCKGCF (Lock GPIO Pins Configuration). When set to 1, this bit locks the conﬁguration registers

of all the GPIO pins (see Section 3.14.2 on page 71) by disabling writing to all their bits (including the

LOCKGCF bit itself). Once set, this bit can be cleared either by VDD Power-Up reset (or Hardware

reset) or by VSB Power-Up reset, according to the VSBLOCK bit in the ACBLKCTL register (see

Section 6.3.4 on page 128). In addition, this bit is cleared by setting the UNLOCKG bit in the

ACBLKCTL register

(PC87413 and PC787417).

0: R/W bits are enabled for write (default)

1: All bits are RO

5-4

Reserved (must be ‘01’).

3-2

R/W or

IOWAIT (Number of I/O Wait States). These bits set the number of wait states for I/O transactions

through the LPC bus.

Bits

3 2

Number of wait states

0 0:

0 (Zero - default)

0 1:

1 0:

1 1:

PC87413 Fiches technique(PDF) 49 Page - National Semiconductor (TI)

PC87413 Fiches technique(HTML) 49 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL