| Moteur de recherche de fiches techniques de composants électroniques |
|
PC87413 Fiches technique(PDF) 48 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87413 Fiches technique(HTML) 48 Page - National Semiconductor (TI) |
|
48 / 257 page ![]() 3.0 Device Architecture and Configuration (Continued) www.national.com 48 Revision1.2 3.6 REGISTER TYPE ABBREVIATIONS The following abbreviations are used to indicate the Register Type: q R/W = Read/Write. q R = Read from a specific register (write to the same address is to a different register). q W = Write (see above). q RO = Read Only. q WO = Write Only. Reading from the bit returns 0. q R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect. q R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect. In the registers below, use one of the following methods to handle the Reserved bits: q Write 0 to reserved bits, unless another “required value” is specified. This method can be used for registers contain- ing bits of all types. q Use read-modify-write to preserve the values of the reserved bits. This method can be used only for registers con- taining bits of R/W, RO, R/W1C and R/W1S types. 3.7 SERVERI/O CONFIGURATION REGISTERS This section describes the ServerI/O configuration and ID registers (those registers with first level indexes in the range of 20h - 2Eh). See Table 16 for a summary and directory of these registers. Table 16. ServerI/O Configuration Registers Index Mnemonic Register Name Power Well Type Section 20h SID ServerI/O ID VSB RO 3.7.1 21h SIOCF1 ServerI/O Configuration 1 VSB Varies per bit 3.7.2 22h SIOCF2 ServerI/O Configuration 2 VSB R/W or RO 3.7.3 23h SIOCF3 ServerI/O Configuration 3 VSB R/W or RO 3.7.4 24h SIOCF4 ServerI/O Configuration 4 VSB R/W or RO 3.7.5 25h SIOCF5 ServerI/O Configuration 5 VSB R/W or RO 3.7.6 26h SIOCF6 ServerI/O Configuration 6 VSB Varies per bit 3.7.7 27h SRID ServerI/O Revision ID VSB RO 3.7.8 28h SIOCF8 ServerI/O Configuration 8 VSB R/W 3.7.9 29h CLOCKCF Clock Generator Configuration VSB Varies per bit 3.7.10 2Ah ACBCF ACCESS.bus Configuration VPP R/W or RO 3.7.11 2Bh - 2Fh Reserved for National use |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |