CY8C56LP datasheet(3/120 Pages) CYPRESS

3 / 120 page

PRELIMINARY

PSoC® 5LP: CY8C56LP Family

Datasheet

Document Number: 001-84935 Rev. **

Page 3 of 120

1. Architectural Overview

Introducing the CY8C56LP family of ultra low power, flash Programmable System-on-Chip (PSoC) devices, part of a scalable 8-bit

PSoC 3 and 32-bit PSoC 5LP platform. The CY8C56LP family provides configurable blocks of analog, digital, and interconnect circuitry

around a CPU subsystem. The combination of a CPU with a flexible analog subsystem, digital subsystem, routing, and I/O enables

a high level of integration in a wide variety of consumer, industrial, and medical applications.

Figure 1-1. Simplified Block Diagram

Figure 1-1 illustrates the major components of the CY8C56LP

family. They are:

ARM Cortex-M3 CPU subsystem

Nonvolatile subsystem

Programming, debug, and test subsystem

Inputs and outputs

Clocking

Power

Digital subsystem

Analog subsystem

PSoC’s digital subsystem provides half of its unique

configurability. It connects a digital signal from any peripheral to

any pin through the digital system interconnect (DSI). It also

provides functional flexibility through an array of small, fast, low

power UDBs. PSoC Creator provides a library of pre-built and

tested standard digital peripherals (UART, SPI, LIN, PRS, CRC,

timer, counter, PWM, AND, OR, and so on) that are mapped to

the UDB array. You can also easily create a digital circuit using

boolean primitives by means of graphical design entry. Each

UDB contains programmable array logic (PAL)/programmable

logic device (PLD) functionality, together with a small state

machine engine to support a wide variety of peripherals. In

addition to the flexibility of the UDB array, PSoC also provides

configurable digital blocks targeted at specific functions. For the

CY8C56LP family these blocks can include four 16-bit timer,

counter, and PWM blocks; I2C slave, master, and multi-master;

FS USB; and Full CAN 2.0b.

Digital

Filter

Block

LCD Direct

Drive

CapSense

Temperature

Sensor

4 x

Opamp

ADCs

4 x DAC

4 x SC/CT Blocks

( TIA, PGA, Mixer etc)

4 x

CMP

System Wide

Resources

Program

Debug &

Trace

Boundary

Scan

Program &

Debug

Cortex M3 CPU

Interrupt

Controller

PHUB

DMA

Cache

Controller

SRAM

FLASH

EEPROM

EMIF

Digital Interconnect

Analog Interconnect

0. 5 to5.5 V

( Optional)

425 MHz

(Optional)

Xtal

Osc

32.768 KHz

( Optional)

RTC

Timer

IMO

WDT

and

Wake

ILO

Clocking System

1.8V LDO

SMP

POR and

LVD

Sleep

Power

Power Management

System

USB

PHY

3 per

Opamp

2 x

SAR

ADC

CAN

2.0

I2C

Master/

Slave

Universal Digital Block Array (24 x UDB)

4 x

Timer

Counter

PWM

FS USB

2.0

UDB

UART

Logic

12- Bit PWM

I2C Slave

8- Bit SPI

12- Bit SPI

Logic

8- Bit

Timer

16- Bit PRS

UDB

8- Bit

Timer

Quadrature Decoder

16- Bit

PWM

UDB

Digital System

Memory System

System Bus

CPU System

Analog System

DelSig

ADC

CY8C56LP Fiches technique(PDF) 3 Page - Cypress Semiconductor

CY8C56LP Fiches technique(HTML) 3 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL