CY8C56LP datasheet(42/120 Pages) CYPRESS

42 / 120 page

PRELIMINARY

PSoC® 5LP: CY8C56LP Family

Datasheet

Document Number: 001-84935 Rev. **

Page 42 of 120

7.4.1 I/O Port Routing

There are a total of 20 DSI routes to a typical 8-bit I/O port, 16

for data and four for drive strength control.

When an I/O pin is connected to the routing, there are two

primary connections available, an input and an output. In

conjunction with drive strength control, this can implement a

bidirectional I/O pin. A data output signal has the option to be

single synchronized (pipelined) and a data input signal has the

option to be double synchronized. The synchronization clock is

the system clock (see Figure 6-1). Normally all inputs from pins

are synchronized as this is required if the CPU interacts with the

signal or any signal derived from it. Asynchronous inputs have

rare uses. An example of this is a feed through of combinational

PLD logic from input pins to output pins.

Figure 7-11. I/O Pin Synchronization Routing

Figure 7-12. I/O Pin Output Connectivity

There are four more DSI connections to a given I/O port to

implement dynamic output enable control of pins. This

connectivity gives a range of options, from fully ganged 8-bits

controlled by one signal, to up to four individually controlled pins.

The output enable signal is useful for creating tri-state

bidirectional pins and buses.

Figure 7-13. I/O Pin Output Enable Connectivity

7.5 CAN

The CAN peripheral is a fully functional Controller Area Network

(CAN) supporting communication baud rates up to 1 Mbps. The

CAN controller implements the CAN2.0A and CAN2.0B

specifications as defined in the Bosch specification and

conforms to the ISO-11898-1 standard. The CAN protocol was

originally designed for automotive applications with a focus on a

high level of fault detection. This ensures high communication

reliability at a low cost. Because of its success in automotive

applications, CAN is used as a standard communication protocol

for motion oriented machine control networks (CANOpen) and

factory automation applications (DeviceNet). The CAN controller

features allow the efficient implementation of higher level

protocols without affecting the performance of the

microcontroller CPU. Full configuration support is provided in

PSoC Creator.

Port i

PIN 0

PIN1

PIN2

PIN3

PIN4

PIN5

PIN6

PIN7

8 IO Data Output Connections from the

UDB Array Digital System Interface

Port i

PIN 0

PIN1

PIN2

PIN3

PIN4

PIN5

PIN6

PIN7

4 IO Control Signal Connections from

UDB Array Digital System Interface

CY8C56LP Fiches technique(PDF) 42 Page - Cypress Semiconductor

CY8C56LP Fiches technique(HTML) 42 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL