CY8C56LP datasheet(56/120 Pages) CYPRESS

56 / 120 page

PRELIMINARY

PSoC® 5LP: CY8C56LP Family

Datasheet

Document Number: 001-84935 Rev. **

Page 56 of 120

8.10 DAC

The CY8C56LP parts contain four Digital to Analog Convertors

(DACs). Each DAC is 8-bit and can be configured for either

voltage or current output. The DACs support CapSense, power

supply regulation, and waveform generation. Each DAC has the

following features.

Adjustable voltage or current output in 255 steps

Programmable step size (range selection)

Eight bits of calibration to correct ± 25% of gain error

Source and sink option for current output

8 Msps conversion rate for current output

1 Msps conversion rate for voltage output

Monotonic in nature

Data and strobe inputs can be provided by the CPU or DMA,

or routed directly from the DSI

Dedicated low-resistance output pin for high-current mode

Figure 8-12. DAC Block Diagram

8.10.1 Current DAC

The current DAC (IDAC) can be configured for the ranges 0 to

31.875 µA, 0 to 255 µA, and 0 to 2.04 mA. The IDAC can be

configured to source or sink current.

8.10.2 Voltage DAC

For the voltage DAC (VDAC), the current DAC output is routed

through resistors. The two ranges available for the VDAC are 0

to 1.02 V and 0 to 4.08 V. In voltage mode any load connected

to the output of a DAC should be purely capacitive (the output of

the VDAC is not buffered).

8.11 Up/Down Mixer

In continuous time mode, the SC/CT block components are used

to build an up or down mixer. Any mixing application contains an

input signal frequency and a local oscillator frequency. The

polarity of the clock, Fclk, switches the amplifier between

inverting or noninverting gain. The output is the product of the

input and the switching function from the local oscillator, with

frequency components at the local oscillator plus and minus the

signal frequency (Fclk + Fin and Fclk - Fin) and reduced-level

frequency components at odd integer multiples of the local

oscillator frequency. The local oscillator frequency is provided by

the selected clock source for the mixer.

Continuous time up and down mixing works for applications with

input signals and local oscillator frequencies up to 1 MHz.

Figure 8-13. Mixer Configuration

Reference

Source

Scaler

I source Range

1x , 8x , 64x

I sink Range

1x , 8x , 64x

Vout

Iout

Vref

Vout

Rmix 0 20 k or 40 k

sc_clk

Vin

C2 = 1.7 pF

C1 = 850 fF

CY8C56LP Fiches technique(PDF) 56 Page - Cypress Semiconductor

CY8C56LP Fiches technique(HTML) 56 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL