Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

SPEAR300 Fiches technique(PDF) 12 Page - STMicroelectronics

No de pièce SPEAR300
Description  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR300 Fiches technique(HTML) 12 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 8Page - STMicroelectronics SPEAR300 Datasheet HTML 9Page - STMicroelectronics SPEAR300 Datasheet HTML 10Page - STMicroelectronics SPEAR300 Datasheet HTML 11Page - STMicroelectronics SPEAR300 Datasheet HTML 12Page - STMicroelectronics SPEAR300 Datasheet HTML 13Page - STMicroelectronics SPEAR300 Datasheet HTML 14Page - STMicroelectronics SPEAR300 Datasheet HTML 15Page - STMicroelectronics SPEAR300 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 83 page
background image
Architecture overview
SPEAr300
12/83
Doc ID 16324 Rev 2
2.2
System controller
The System Controller provides an interface for controlling the operation of the overall
system.
Main features:
●
Power saving system mode control
●
Crystal oscillator and PLL control
●
Configuration of system response to interrupts
●
Reset status capture and soft reset generation
●
Watchdog and timer module clock enable
●
Remap control
●
General purpose peripheral control r
●
System and peripheral clock control and status
2.2.1
Clock and reset system
The clock system is a fully programmable block that generates all the clocks for the
SPEAr300.
The default operating clock frequencies are:
●
CPU_CLK @ 333 MHz for the CPU.
●
HCLK @ 166 MHz for AHB bus and AHB peripherals.
●
PCLK @ 83 MHz for, APB bus and APB peripherals.
●
DDR_CLK @ 100-333 MHz for DDR memory interface.
The above frequencies are the maximum allowed values. The clock frequencies can be
modified by programming the clock system registers.
The clock system consists of 2 main parts: a multi clock generator block and two internal
PLLs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com