STLC5464 datasheet(58/83 Pages) STMICROELECTRONICS

58 / 83 page

VIII.6 - Output Multiplex Configuration Register 1 - OMCR1 (0A)H

bit15

bit8

bit7

bit 0

OMV7 DEL7 ST(7)1 ST(7)0 OMV6 DEL6 ST(6)1 ST(6)0 OMV5 DEL5 ST(5)1 ST(5)0 OMV4 DEL4 ST(4)1 ST(4)0

After reset (0000)H

ST(i)0 : STEP0 for each Output Multiplex i(0

≤ i ≤ 7), delayed or not.

ST(i)1 : STEP1 for each Output Multiplex i(0

≤ i ≤ 7), delayed or not.

DEL(i); : DELAYED Multiplex i(0

≤ i ≤ 7).

DEL (i) ST (i) 1 ST (i) 2

STEP for each Output Multiplex 0/7 delayed or not

Each bit is transmitted on the rising edge of the double clock without delay.

Bit 0 is defined by Frame synchronization Signal.

Each bit is transmitted with 1/2 bit-time delay.

Each bit is transmitted with 1 bit-time delay.

Each bit is transmitted with 2 bit-time delay.

Each bit is transmitted with 1/2 bit-time advance.

Each bit is transmitted with 1 bit-time advance

Each bit is transmitted with 2 bit-time advance.

When IMTD = 0 (bit of SMCR), DEL = 0 is not taken into account by the circuit.

OMV (i) : Output Multiplex Validated 0/7

OMVi =1, condition to have DOUTi pin active (0

≤ i ≤ 7).

OMVi =0, DOUTi pin is High Impedance continuously (0

≤ i ≤ 7).

N.B. If DIN4 and DIN5 are GCI Multiplexes : then ST(4)1 = ST(4)0 = 0 and ST(5)1 = ST(5)0 = 0 normally.

VIII.7 - Switching Matrix Configuration Register - SMCR (0C)H

bit15

bit8

bit7

bit 0

SGC

SAV

SGV

TS1

TS0

IMTD

After reset (0000)H

IMTD

: Increased Minimum Throughput Delay

When SI = 0 (bit of CMDR, variable delay mode) :

IMTD = 1, the minimum delay through the matrixmemory is three time slots whateverthe selected

TDM output.

IMTD = 0, the minimum delay through the matrix memory is two time slots whatever the selected

TDM output.

TS0

: Tristate 0

TS0 = 1, the DOUT0/3 and DOUT6/7 pins are tristate : ”0” is at low impedance, ”1” is at low

impedance and the third state is high impedance.

TS0 = 0, the DOUT0/3 and DOUT6/7 pins are open drain : ”0” is at low impedance, ”1” is at high

impedance.

TS1

: Tristate 1

TS1 = 1, the DOUT4/5 pins are tristate : ”0” is at low impedance, ”1” is at low impedance and

the third state is high impedance.

TS1 = 0, the DOUT4/5 pins are open drain : ”0” is at low impedance, ”1” is at high impedance.

SGV

: Pseudo Random Sequence Generator Validated

SGV = 1,PRS Generator is validated.The Pseudo Random Sequence is transmitted during the

related time slot(s).

SGV = 0, PRS Generator is reset.”0” are transmitted during the related time slot.

SAV

: Pseudo Random Sequence analyzer Validated

SAV = 1, PRS analyzer is validated.

SAV = 0, PRS analyzer is reset.

SGC

: Pseudo Random Sequence Generator Corrupted

When SGC bit goes from 0 to 1, one bit of sequence transmitted is corrupted.

When the corrupted bit has been transmitted, SGC bit goes from 1 to 0 automatically.

VIII - INTERNAL REGISTERS (continued)

STLC5464

58/83

STLC5464 Fiches technique(PDF) 58 Page - STMicroelectronics

STLC5464 Fiches technique(HTML) 58 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Fiches technique Télécharger

Lien URL