 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
STLC5464 Fiches technique(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5464 Fiches technique(HTML) 39 Page - STMicroelectronics |
|
|
39 / 83 page  V - CLOCK TIMING (continued) V.2 - TDM Synchronization t1 t3 Bit 0, Time Slot 0 t7 t7 DCLK de live re d by the Multi-HDLC FS CG d e livere d by the Multi-HDLC DOUT0/7, CB DIN0/8 The four Multiplex Configura tion Re giste rs a re a t z e ro (no d e lay be twe e n FS a nd Multiplexe s). t8 CLOCK A (o r B) t4 t2 t5 Bit 7, Time S lot 31 ECHO t9 t6 Figure 28 : Synchronization Signals received by the Multi-HDLC Symbol Parameter Min. Typ. Max. Unit t1 Clock Period if 4096kHz Clock Period if 2048kHz Id CLOCKA or B 244 488 Id CLOCKA or B ns ns t2 Delay between CLOCK A or B and DCLK (30pF) 5 30 ns t3 Set-up Time FS/DCLK 20 t1-20 ns t4 Hold Time FS/DCLK 20 ns t5 Duration FS 244 125000-244 ns t6 DCLK to Data 50pF DCLK to Data 100pF 50 100 ns t7 Set-up Time Data/DCLK 20 ns t7 Hold Time Data/DCLK 20 ns t8 Set-up Echo/DCLK (rising edge) 155 ns t9 Hold Time Echo/DCLK (rising edge) 205 ns STLC5464 39/83 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
