STLC5464 datasheet(81/83 Pages) STMICROELECTRONICS

81 / 83 page

ODD

: Odd byte number

ODD = 1, one byte has been written in the following word.

ODD = 0, two bytes have been written in the following word.

In case of V* protocol ODD,A,F,L bits are respectively 1,0,1,1.

M1/8

: New Byte received twice consecutively if GCI Protocol has been validated.

Byte received once if V* Protocol has been validated.

M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated.

This byte is at ”1” in case of V* protocol.

IX.6.2 - Receive Monitor Interrupt when TSV = 1

TSV : Time Stamping Validated (bit of GCR Register)

bit15

bit8

bit7

bit 0

ODD

M18

M17

M16

M15

M14

M13

M12

M11

T15

T14

T13

T12

T11

T10

T8T7T6

T5T4

T3T2T1

0000

000

These four words are located in the Monitor interrupt queue ; IQSR Register indicates the size of this

interrupt queue located in the external memory.

: New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the

NS bit :

if NS = 0, the Interrupt Controller stores two new bytes M1/8 and M11/18 then puts NS bit at ‘1’

when it writes the status of these two bytes which has been received.

if NS = 1, the Interrupt Controller puts ICOV bit at ‘1’ to generate an interrupt (IR Register).

: G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output.

G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.

: Last byte

L = 1, the following word contains the Last byte of message.

L = 0, the Last byte of message is not the following word.

: First byte

F=1, the following word contains the First byte of message.

F=0, the First byte of message is not the following word.

: Abort

A=1, Received message has been aborted.

ODD

: Odd byte number

ODD = 1, one byte has been written in the following word.

ODD = 0, two bytes have been written in the following word.

M1/8

: New Byte received twice consecutively if GCI Protocol has been validated.

Byte received once if V* Protocol has been validated.

M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated.

This byte is at ”1” in case of V* protocol.

T15/0 : Binary counter value when a new primitive is occurred.

IX - EXTERNAL REGISTERS (continued)

STLC5464

81/83

STLC5464 Fiches technique(PDF) 81 Page - STMicroelectronics

STLC5464 Fiches technique(HTML) 81 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Fiches technique Télécharger

Lien URL