SPEAR600 datasheet(22/97 Pages) STMICROELECTRONICS

22 / 97 page

Architecture overview

SPEAr600

22/97

Doc ID 16259 Rev 3

Two different modes of operation are available:

●

Auto-reload mode, an interrupt source is activated, the counter is automatically cleared

and then it restarts incrementing.

●

Single-shot mode, an interrupt source is activated, the counter is stopped and the GPT

is disabled.

2.22

Watchdog timer

The ARM watchdog module consists of a 32-bit down counter with a programmable time-out

interval that has the capability to generate an interrupt and a reset signal on timing out. The

watchdog module is intended to be used to apply a reset to a system in the event of a

software failure.

2.23

RTC oscillator

The RTC provides a 1-second resolution clock. This keeps time when the system is inactive

and can be used to wake the system up when a programmed alarm time is reached. It has a

clock trimming feature to compensate for the accuracy of the 32.768 kHz crystal and a

secured time update.

Main features:

●

Time-of-day clock in 24 hour mode

●

Calendar

●

Alarm capability

●

Isolation mode, allowing RTC to work even if power is not supplied to the rest of the

device.

2.24

Reconfigurable array subsystem connectivity (RAS)

The Reconfigurable Logic Array consists of an embedded macro where it is possible to

implement a custom project by mapping up to 600k equivalent standard cells. The user can

design custom logic and special function using various features offered by the

Reconfigurable Logic Array and by the SPEAr600 system listed here below.

●

4 AHB bus master interfaces

●

5 AHB bus slave interfaces

●

Dedicated interface with CPU1 to customize the Tightly Couple Memory

●

Dedicated interface with CPU1 to customize the Coprocessor

●

Dedicated interface with CPU2 to customize the Tightly Coupled Memory

●

Interfaces towards a dedicated 130 kB Memory Array Subsystem provided of functional

BIST driven by SoC via software and divided in the following ST memory cuts:

–

3 single port memory cuts (48 words x 128 bits)

–

4 single port memory cuts (2048 words x 32 bits)

–

8 single port memory cuts (1024 words x 32 bits)

–

16 single port memory cuts (512 words x 32 bits)

–

8 dual port memory cuts (512 words x 32 bits)

SPEAR600 Fiches technique(PDF) 22 Page - STMicroelectronics

SPEAR600 Fiches technique(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Fiches technique Télécharger

Lien URL