| Moteur de recherche de fiches techniques de composants électroniques |
|
ST72C171 Fiches technique(PDF) 128 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72C171 Fiches technique(HTML) 128 Page - STMicroelectronics |
|
128 / 152 page ![]() ST72C171 128/152 EMC CHARACTERISTICS (Cont’d) True Open Drain Pin Protection The centralized protection (4) is not involved in the discharge of the ESD stresses applied to true open drain pads due to the fact that a P-Buffer and diode to VDD are not implemented. An additional local protection between the pad and VSS (5a & 5b) is implemented to completly absorb the posi- tive ESD discharge. Multisupply Configuration When several types of ground (VSS, VSSA, ...) and power supply (VDD, VDDA, ...) are available for any reason (better noise immunity...), the structure shown in Figure 80 is implemented to protect the device against ESD. Figure 78. Positive Stress on a True Open Drain Pad vs. VSS Figure 79. Negative Stress on a True Open Drain Pad vs. VDD Figure 80. Multisupply Configuration IN VDD VSS (1) (2b) (4) OUT VDD VSS (3b) Main path Path to avoid (5a) (5b) IN VDD VSS (1) (2b) (4) OUT VDD VSS (3b) Main path (3b) (3b) VDDA VSSA VDDA VDD VSS BACK TO BACK DIODE BETWEEN GROUNDS VSSA |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |