| Moteur de recherche de fiches techniques de composants électroniques |
|
ST72C171 Fiches technique(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72C171 Fiches technique(HTML) 18 Page - STMicroelectronics |
|
18 / 152 page ![]() ST72C171 18/152 RESET SEQUENCE MANAGER (Cont’d) 4.2.2 Asynchronous External RESET pin The RESET pin is both an input and an open-drain output with integrated RON weak pull-up resistor. This pull-up has no fixed value but varies in ac- cordance with the input voltage. It can be pulled low by external circuitry to reset the device. See electrical characteristics section for more details. A RESET signal originating from an external source must have a duration of at least th(RSTL)in in order to be recognized. This detection is asynchro- nous and therefore the MCU can enter reset state even in HALT mode. The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteris- tics section. Two RESET sequences can be associated with this RESET source: short or long external reset pulse (see Figure 12). Starting from the external RESET pulse recogni- tion, the device RESET pin acts as an output that is pulled low during at least tw(RSTL)out. 4.2.3 Internal Low Voltage Detection RESET Two different RESET sequences caused by the in- ternal LVD circuitry can be distinguished: s Power-On RESET s Voltage Drop RESET The device RESET pin acts as an output that is pulled low when VDD<VIT+ (rising edge) or VDD<VIT- (falling edge) as shown in Figure 12. The LVD filters spikes on VDD larger than tg(VDD) to avoid parasitic resets. 4.2.4 Internal Watchdog RESET The RESET sequence generated by a internal Watchdog counter overflow is shown in Figure 12. Starting from the Watchdog counter underflow, the device RESET pin acts as an output that is pulled low during at least tw(RSTL)out. Figure 12. RESET Sequences VDD RUN RESET PIN EXTERNAL WATCHDOG DELAY VIT+ VIT- th(RSTL)in tw(RSTL)out RUN DELAY th(RSTL)in DELAY WATCHDOG UNDERFLOW tw(RSTL)out RUN RUN DELAY RUN RESET RESET SOURCE SHORT EXT. RESET LVD RESET LONG EXT. RESET WATCHDOG RESET INTERNAL RESET (4096 TCPU) FETCH VECTOR |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |