Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ST72C171 Fiches technique(PDF) 23 Page - STMicroelectronics

No de pièce ST72C171
Description  8-BIT MCU with 8K FLASH, ADC, WDG, SPI, SCI, TIMERS SPGAs Software Programmable Gain Amplifiers, OP-AMP
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72C171 Fiches technique(HTML) 23 Page - STMicroelectronics

Back Button ST72C171 Datasheet HTML 19Page - STMicroelectronics ST72C171 Datasheet HTML 20Page - STMicroelectronics ST72C171 Datasheet HTML 21Page - STMicroelectronics ST72C171 Datasheet HTML 22Page - STMicroelectronics ST72C171 Datasheet HTML 23Page - STMicroelectronics ST72C171 Datasheet HTML 24Page - STMicroelectronics ST72C171 Datasheet HTML 25Page - STMicroelectronics ST72C171 Datasheet HTML 26Page - STMicroelectronics ST72C171 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 152 page
background image
ST72C171
23/152
4.4 CLOCK, RESET AND SUPPLY REGISTER DESCRIPTION
CLOCK
RESET
AND
SUPPLY
REGISTER
(CRSR)
Read /Write
Reset Value: 000x 000x (00h)
Bit 7:5 = Reserved.
Bit 4 = LVDRF
LVD Reset Flag
This bit indicates when set that the last Reset was
generated by the LVD block. It is set by hardware
(LVD reset) and cleared by software (writing zero)
or a Watchdog Reset. See WDGRF flag descrip-
tion for more details.
Bit 3 = Reserved.
Bit 2 = CSSIE
CSS Interrupt Enable
This bit allows to enable the interrupt when a dis-
trurbance is detected by the Clock Security Sys-
tem (CSSD bit set). It is set and cleared by soft-
ware.
0: Clock Filter interrupt disable
1: Clock Filter interrupt enable
Bit 1 = CSSD
CSS Safe Osc. Detection
This bit indicates that the safe oscillator of the CSS
block has been selected. It is set by hardware and
cleared by reading the CRSR register when the
original oscillator recovers.
0: Safe oscillator is not active
1: Safe oscillator has been activated
Bit 0 = WDGRF
WatchDog Reset Flag
This bit indicates when set that the last Reset was
generated by the Watchdog peripheral. It is set by
hardware (watchdog reset) and cleared by soft-
ware (writing zero) or an LVD Reset.
Combined with the LVDRF flag information, the
flag description is given by the following table.
Table 3. Supply, Reset and Clock Register Map and Reset Values
70
--
-
LVD
RF
-
CSS
IE
CSS
D
WDG
RF
RESET Sources
LVDRF
WDGRF
External RESET pin
0
0
Watchdog
0
1
LVD
1
X
Address
(Hex.)
Register
Label
7654
3210
0020h
MISCR
Reset Value
PEI3
0
PEI2
0
MCO
0
PEI1
0
PEI0
0
CP1
0
CP0
0
SMS
0
0025h
CRSR
Reset Value
-
0
-
0
-
0
LVDRF
x
-
0
CSSIE
0
CSSD
0
WDGRF
x



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com