ST72C171 datasheet(75/152 Pages) STMICROELECTRONICS

No de pièce	ST72C171

Description	8-BIT MCU with 8K FLASH, ADC, WDG, SPI, SCI, TIMERS SPGAs Software Programmable Gain Amplifiers, OP-AMP

PDF	152 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

75 / 152 page

ST72C171

75/152

PWM AUTO-RELOAD TIMER (Cont’d)

PWM CONTROL REGISTER (PWMCR)

Read /Write

Reset Value: 0000 0000 (00h)

Bit 7:6 = Reserved.

Bit 5:4 = OE[1:0]

PWM Output Enable

These bits are set and cleared by software. They

enable or disable the PWM output channels inde-

pendently acting on the corresponding I/O pin.

0: PWM output disabled.

1: PWM output enabled.

Bit 3:2 = Reserved.

Bit 1:0 = OP[1:0]

PWM Output Polarity

These bits are set and cleared by software. They

independently select the polarity of the two PWM

output signals.

Note: When an OPx bit is modified, the PWMx out-

put signal polarity is immediately reversed.

DUTY CYCLE REGISTERS (DCRx)

Read /Write

Reset Value: 0000 0000 (00h)

Bit 7:0 = DC[7:0]

Duty Cycle Data

These bits are set and cleared by software.

A DCRx register is associated with the OCRx reg-

ister of each PWM channel to determine the sec-

ond edge location of the PWM signal (the first

edge location is common to all channels and given

by the ARR register). These DCR registers allow

the duty cycle to be set independently for each

PWM channel.

OE1

OE0

OP1

OP0

PWMx output level

OPx

Counter <= OCRx

Counter > OCRx

DC7

DC6

DC5

DC4

DC3

DC2

DC1

DC0

ST72C171 Fiches technique(PDF) 75 Page - STMicroelectronics

ST72C171 Fiches technique(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL